Vai al contenuto principale della pagina
| Titolo: |
Practical design verification / / edited by Dhiraj K. Pradhan, Ian G. Harris [[electronic resource]]
|
| Pubblicazione: | Cambridge : , : Cambridge University Press, , 2009 |
| Descrizione fisica: | 1 online resource (xi, 276 pages) : digital, PDF file(s) |
| Disciplina: | 621.3815/48 |
| Soggetto topico: | Integrated circuits - Verification |
| Persona (resp. second.): | PradhanDhiraj K. |
| HarrisIan G. | |
| Note generali: | Title from publisher's bibliographic system (viewed on 05 Oct 2015). |
| Nota di bibliografia: | Includes bibliographical references and index. |
| Nota di contenuto: | Model checking and equivalence checking / Masahiro Fujita -- Transaction-level system modeling / Daniel Gajski and Samar Abdi -- Response checkers, monitors, and assertions / Harry Foster -- System debugging strategies / Wayne H. Wolf -- Test generation and coverage metrics / Ernesto Sánchez, Giovanni Squillero, and Matteo Sonza Reorda -- SystemVerilog and Vera in a verification flow / Shireesh Verma and Ian G. Harris -- Decision diagrams for verification / Maciej Ciesielski, Dhiraj K. Pradhan, and Abusaleh M. Jabir -- Boolean satisfiability and EDA applications / Joao Marques-Silva. |
| Sommario/riassunto: | Improve design efficiency and reduce costs with this practical guide to formal and simulation-based functional verification. Giving you a theoretical and practical understanding of the key issues involved, expert authors including Wayne Wolf and Dan Gajski explain both formal techniques (model checking, equivalence checking) and simulation-based techniques (coverage metrics, test generation). You get insights into practical issues including hardware verification languages (HVLs) and system-level debugging. The foundations of formal and simulation-based techniques are covered too, as are more recent research advances including transaction-level modeling and assertion-based verification, plus the theoretical underpinnings of verification, including the use of decision diagrams and Boolean satisfiability (SAT). |
| Titolo autorizzato: | Practical design verification ![]() |
| ISBN: | 1-107-19643-4 |
| 1-282-39124-0 | |
| 0-511-64683-6 | |
| 9786612391248 | |
| 0-511-62691-6 | |
| 0-511-57932-2 | |
| 0-511-65091-4 | |
| 0-511-57858-X | |
| 0-511-58006-1 | |
| Formato: | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione: | Inglese |
| Record Nr.: | 9910454505003321 |
| Lo trovi qui: | Univ. Federico II |
| Opac: | Controlla la disponibilità qui |