Record Nr.	UNINA9910454505003321
Titolo	Practical design verification / / edited by Dhiraj K. Pradhan, Ian G. Harris [[electronic resource]]
Pubbl/distr/stampa	Cambridge : , : Cambridge University Press, , 2009
ISBN	1-107-19643-4 1-282-39124-0 0-511-64683-6 9786612391248 0-511-62691-6 0-511-57932-2 0-511-65091-4 0-511-57858-X 0-511-58006-1
Descrizione fisica	1 online resource (xi, 276 pages) : digital, PDF file(s)
Disciplina	621.3815/48
Soggetti	Integrated circuits - Verification
Lingua di pubblicazione	Inglese
Lingua di pubblicazione Formato	Inglese Materiale a stampa
Lingua di pubblicazione Formato Livello bibliografico	Inglese Materiale a stampa Monografia
Lingua di pubblicazione Formato Livello bibliografico Note generali	Inglese Materiale a stampa Monografia Title from publisher's bibliographic system (viewed on 05 Oct 2015).
Lingua di pubblicazione Formato Livello bibliografico Note generali Nota di bibliografia	Inglese Materiale a stampa Monografia Title from publisher's bibliographic system (viewed on 05 Oct 2015). Includes bibliographical references and index.
Lingua di pubblicazione Formato Livello bibliografico Note generali Nota di bibliografia Nota di contenuto	Inglese Materiale a stampa Monografia Title from publisher's bibliographic system (viewed on 05 Oct 2015). Includes bibliographical references and index. Model checking and equivalence checking / Masahiro Fujita Transaction-level system modeling / Daniel Gajski and Samar Abdi Response checkers, monitors, and assertions / Harry Foster System debugging strategies / Wayne H. Wolf Test generation and coverage metrics / Ernesto Sanchez, Giovanni Squillero, and Matteo Sonza Reorda SystemVerilog and Vera in a verification flow / Shireesh Verma and Ian G. Harris Decision diagrams for verification / Maciej Ciesielski, Dhiraj K. Pradhan, and Abusaleh M. Jabir Boolean satisfiability and EDA applications / Joao Marques-Silva.

1.

simulation-based techniques (coverage metrics, test generation). You get insights into practical issues including hardware verification languages (HVLs) and system-level debugging. The foundations of formal and simulation-based techniques are covered too, as are more recent research advances including transaction-level modeling and assertion-based verification, plus the theoretical underpinnings of verification, including the use of decision diagrams and Boolean satisfiability (SAT).