Vai al contenuto principale della pagina

Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing : From Algorithm to Architecture / / by Chenxin Zhang, Liang Liu, Viktor Öwall



(Visualizza in formato marc)    (Visualizza in BIBFRAME)

Autore: Zhang Chenxin Visualizza persona
Titolo: Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing : From Algorithm to Architecture / / by Chenxin Zhang, Liang Liu, Viktor Öwall Visualizza cluster
Pubblicazione: Cham : , : Springer International Publishing : , : Imprint : Springer, , 2016
Edizione: 1st ed. 2016.
Descrizione fisica: 1 online resource (203 p.)
Disciplina: 620
Soggetto topico: Electronic circuits
Microprocessors
Electronics
Microelectronics
Circuits and Systems
Processor Architectures
Electronics and Microelectronics, Instrumentation
Persona (resp. second.): LiuLiang
ÖwallViktor
Note generali: Description based upon print version of record.
Nota di bibliografia: Includes bibliographical references at the end of each chapters.
Nota di contenuto: Introduction -- Digital Hardware Platforms -- Digital Baseband Processing -- The Reconfigurable Cell Array -- Multi-standard Digital Front-End Processing -- Multi-task MIMO Signal Processing -- Future Multi-user MIMO systems – A Discussion -- Conclusion.-.
Sommario/riassunto: This book focuses on domain-specific heterogeneous reconfigurable architectures, demonstrating for readers a computing platform which is flexible enough to support multiple standards, multiple modes, and multiple algorithms. The content is multi-disciplinary, covering areas of wireless communication, computing architecture, and circuit design. The platform described provides real-time processing capability with reasonable implementation cost, achieving balanced trade-offs among flexibility, performance, and hardware costs. The authors discuss efficient design methods for wireless communication processing platforms, from both an algorithm and architecture design perspective. Coverage also includes computing platforms for different wireless technologies and standards, including MIMO, OFDM, Massive MIMO, DVB, WLAN, LTE/LTE-A, and 5G. •Discusses reconfigurable architectures, including hardware building blocks such as processing elements, memory sub-systems, Network-on-Chip (NoC), and dynamic hardware reconfiguration; •Describes a unique design and optimization methodology, applied to different areas and levels, including communication theory, hardware implementation, and software support; •Demonstrates design trade-offs during different development phases and enables readers to apply similar techniques to various applications.
Titolo autorizzato: Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing  Visualizza cluster
ISBN: 3-319-24004-8
Formato: Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione: Inglese
Record Nr.: 9910254244803321
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui