04089nam 22006495 450 991025424480332120200704041212.03-319-24004-810.1007/978-3-319-24004-6(CKB)3710000000577025(EBL)4339807(SSID)ssj0001606969(PQKBManifestationID)16315227(PQKBTitleCode)TC0001606969(PQKBWorkID)14895788(PQKB)10590091(DE-He213)978-3-319-24004-6(MiAaPQ)EBC4339807(PPN)191699470(EXLCZ)99371000000057702520160118d2016 u| 0engur|n|---|||||txtccrHeterogeneous Reconfigurable Processors for Real-Time Baseband Processing From Algorithm to Architecture /by Chenxin Zhang, Liang Liu, Viktor Öwall1st ed. 2016.Cham :Springer International Publishing :Imprint: Springer,2016.1 online resource (203 p.)Description based upon print version of record.3-319-24002-1 Includes bibliographical references at the end of each chapters.Introduction -- Digital Hardware Platforms -- Digital Baseband Processing -- The Reconfigurable Cell Array -- Multi-standard Digital Front-End Processing -- Multi-task MIMO Signal Processing -- Future Multi-user MIMO systems – A Discussion -- Conclusion.-.This book focuses on domain-specific heterogeneous reconfigurable architectures, demonstrating for readers a computing platform which is flexible enough to support multiple standards, multiple modes, and multiple algorithms. The content is multi-disciplinary, covering areas of wireless communication, computing architecture, and circuit design. The platform described provides real-time processing capability with reasonable implementation cost, achieving balanced trade-offs among flexibility, performance, and hardware costs. The authors discuss efficient design methods for wireless communication processing platforms, from both an algorithm and architecture design perspective. Coverage also includes computing platforms for different wireless technologies and standards, including MIMO, OFDM, Massive MIMO, DVB, WLAN, LTE/LTE-A, and 5G. •Discusses reconfigurable architectures, including hardware building blocks such as processing elements, memory sub-systems, Network-on-Chip (NoC), and dynamic hardware reconfiguration; •Describes a unique design and optimization methodology, applied to different areas and levels, including communication theory, hardware implementation, and software support; •Demonstrates design trade-offs during different development phases and enables readers to apply similar techniques to various applications.Electronic circuitsMicroprocessorsElectronicsMicroelectronicsCircuits and Systemshttps://scigraph.springernature.com/ontologies/product-market-codes/T24068Processor Architectureshttps://scigraph.springernature.com/ontologies/product-market-codes/I13014Electronics and Microelectronics, Instrumentationhttps://scigraph.springernature.com/ontologies/product-market-codes/T24027Electronic circuits.Microprocessors.Electronics.Microelectronics.Circuits and Systems.Processor Architectures.Electronics and Microelectronics, Instrumentation.620Zhang Chenxinauthttp://id.loc.gov/vocabulary/relators/aut762259Liu Liangauthttp://id.loc.gov/vocabulary/relators/autÖwall Viktorauthttp://id.loc.gov/vocabulary/relators/autBOOK9910254244803321Heterogeneous Reconfigurable Processors for Real-Time Baseband Processing2520210UNINA