2012 IEEE 18th International on-Line Testing Symposium

• Pubblicazione: [Place of publication not identified], : IEEE, 2012
• Descrizione fisica: 1 online resource : illustrations
• Disciplina: 621
• Soggetto topico: Electronic circuit design
• Persona (resp. second.): IEEE Staff
• Note generali: Bibliographic Level Mode of Issuance: Monograph
• Sommario/riassunto: Conventional fault tolerance techniques either require big overheads or have limited reliability. We propose a novel fault tolerant flip-flop (SETTOFF) that addresses timing errors and soft errors in one cost-efficient architecture. In SETTOFF, most SEUs are detected by monitoring the illegal transitions at the output of a flip-flop and recovered by inverting the cell state. SETs, timing errors and the other SEUs are detected by a time redundancy-based architecture. For a 10% activity rate, SETTOFF consumes 35.8% and 39.7% more power than a library flip-flop in 120nm and 65nm technologies, respectively. It only consumes about 5.7% more power than the detection based RazorII flip-flop [1]. SETTOFF therefore provides an increased coverage of fault tolerance with only moderate increase in overhead, hence it is suitable for building highly reliable systems at lower cost than the traditional techniques.
• Titolo autorizzato: 2012 IEEE 18th International on-Line Testing Symposium
• ISBN: 9781467320856; 1467320854
• Formato: Materiale a stampa
• Livello bibliografico: Monografia
• Lingua di pubblicazione: Inglese
• Record Nr.: 9910130802303321
• Lo trovi qui: Univ. Federico II