2007 IEEE International Conf on Application-specific Systems, Architectures and Processors (ASAP)

• Pubblicazione: [Place of publication not identified], : IEEE, 2007
• Descrizione fisica: 1 online resource
• Disciplina: 004.16
• Soggetto topico: Array processors
• Note generali: Bibliographic Level Mode of Issuance: Monograph
• Sommario/riassunto: The Logarithmic Number System (LNS) makes multiplication, division and powering easy, but subtraction is expensive. Cotransformation converts the difficult operation of logarithmic subtraction into the easier operation of logarithmic addition. In this paper, a new variant of cotransformation is proposed, which is simpler to design and more economical in hardware than previous cotransformation methods. The novel method commutes operands differently for addition than for subtraction. Simulation results show how many guard bits are required by the new cotransformation to guarantee faithful rounding and that, even without guard bits, cotransformation produces an LNS unit more accurate than a previously published Hardware-Description-Language (HDL) library for LNS arithmetic that uses only multipartite tables or 2nd-order interpolation.
• Titolo autorizzato: 2007 IEEE International Conf on Application-specific Systems, Architectures and Processors (ASAP)
• ISBN: 9781509088706; 1509088709
• Formato: Materiale a stampa
• Livello bibliografico: Monografia
• Lingua di pubblicazione: Inglese
• Record Nr.: 9910146730503321
• Lo trovi qui: Univ. Federico II