02128oam 2200421zu 450 991014673050332120241212215523.097815090887061509088709(CKB)1000000000524880(SSID)ssj0000781051(PQKBManifestationID)12367090(PQKBTitleCode)TC0000781051(PQKBWorkID)10803894(PQKB)10561118(NjHacI)991000000000524880(EXLCZ)99100000000052488020160829d2007 uy engur|||||||||||txtccr2007 IEEE International Conf on Application-specific Systems, Architectures and Processors (ASAP)[Place of publication not identified]IEEE20071 online resourceBibliographic Level Mode of Issuance: Monograph9781424410262 1424410266 The Logarithmic Number System (LNS) makes multiplication, division and powering easy, but subtraction is expensive. Cotransformation converts the difficult operation of logarithmic subtraction into the easier operation of logarithmic addition. In this paper, a new variant of cotransformation is proposed, which is simpler to design and more economical in hardware than previous cotransformation methods. The novel method commutes operands differently for addition than for subtraction. Simulation results show how many guard bits are required by the new cotransformation to guarantee faithful rounding and that, even without guard bits, cotransformation produces an LNS unit more accurate than a previously published Hardware-Description-Language (HDL) library for LNS arithmetic that uses only multipartite tables or 2nd-order interpolation.Array processorsCongressesArray processors004.16PQKBPROCEEDING99101467305033212007 IEEE International Conf on Application-specific Systems, Architectures and Processors (ASAP)2415298UNINA