top

  Info

  • Utilizzare la checkbox di selezione a fianco di ciascun documento per attivare le funzionalità di stampa, invio email, download nei formati disponibili del (i) record.

  Info

  • Utilizzare questo link per rimuovere la selezione effettuata.

Biblioteca

MARC Lista (tabellare)
Analog circuits [[electronic resource] /] / Robert A. Pease, editor ; with Bonnie Baker ... [et al.]
Analog circuits [[electronic resource] /] / Robert A. Pease, editor ; with Bonnie Baker ... [et al.]
Pubbl/distr/stampa Amsterdam ; ; Boston, : Newnes/Elsevier, c2008
Descrizione fisica 1 online resource (461 p.)
Disciplina 621.3815
Altri autori (Persone) PeaseRobert A
Collana Newnes world class designs series
Soggetto topico Linear integrated circuits - Maintenance and repair
Electronic circuit design
ISBN 1-281-71663-4
9786611716639
0-08-056981-1
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Front Cover; Analog Circuits: World Class Designs; Copyright Page; Table of Contents; Preface; About the Editor; About the Authors; Chapter 1: Review of Feedback Systems; Introduction and Some Early History of Feedback Control; Invention of the Negative Feedback Amplifier; Control System Basics; Loop Transmission and Disturbance Rejection; Stability; Routh Stability Criterion; The Phase Margin and Gain Margin Tests; Relationship Between Damping Ratio and Phase Margin; Loop Compensation Techniques-Lead and Lag Networks; Parenthetical Comment on Some Interesting Feedback Loops
Example 1-1: Gain of +1 amplifierExample 1-2: Gain of +10 amplifier; Example 1-3: Integral control of reactive load; Example 1-4: Photodiode amplifier; Example 1-5: MOSFET current source; Example 1-6: Maglev example; Appendix: MATLAB Scripts; References; Chapter 2: My Approach to Feedback Loop Design; My Approach to Design; What Is a V/I Source?; An Ideal V/I Source; Designing a V/I Source; Capacitive Load Compensation; Model to Investigate Overshoot; Back to the Frequency Domain; Range of Compensation Required; Phase Margin Approach to Loop Compensation
LTX Device Power Source (DPS) PerformanceSummary of My Method; Chapter 3: Basic Operational Amplifier Topologies and a Case Study; In This Chapter; Basic Device Operation; Example 3-1: Case study: Design, analysis, and simulation of a discrete operational amplifier; Brief Review of LM741 Op-Amp Schematic; Some Real-World Limitations of Operational Amplifiers; Example 3-2: Op-amp driving capacitive load; References; Chapter 4: Finding the Perfect Op-Amp for Your Perfect Circuit; Choose the Technology Wisely; Fundamental Operational Amplifier Circuits; Using These Fundamentals
Amplifier Design PitfallsReferences; Chapter 5: Review of Passive Components and a Case Study in PC Board Layout; In This Chapter; Resistors; Comments on Surface-Mount Resistors; Comments on Resistor Types; Capacitors; Inductors; Printed Circuit Board Layout Issues; Approximate Inductance of a PCB Trace Above a Ground Plane; Example 5-1: Design case study-high-speed semiconductor laser diode driver; References; Chapter 6: Analog Lowpass Filters; In This Chapter; A Quick Introduction to Analog Filters; Passive Filters; Normalization and Denormalization; Poles and Zeros; Active Lowpass Filters
First-Order Filter SectionSallen-Key Lowpass Filters; Sallen-Key Rolloff Deficiencies; Denormalizing Sallen-Key Filter Designs; State Variable Lowpass Filters; Cauer and Inverse Chebyshev Active Filters; Denormalizing State Variable or Biquad Designs; Frequency-Dependent Negative Resistance Filters; Denormalization of FDNR Filters; References; Chapter 7: Highpass Filters; In This Chapter; Passive Filters; Active Highpass Filters; First-Order Filter Section; Sample-and-Difference Circuit; Sallen-Key Highpass Filter; Using Lowpass Pole to Find Component Values
Using Highpass Poles to Find Component Values
Record Nr. UNINA-9910777481703321
Amsterdam ; ; Boston, : Newnes/Elsevier, c2008
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Analog circuits [[electronic resource] /] / Robert A. Pease, editor ; with Bonnie Baker ... [et al.]
Analog circuits [[electronic resource] /] / Robert A. Pease, editor ; with Bonnie Baker ... [et al.]
Edizione [1st ed.]
Pubbl/distr/stampa Amsterdam ; ; Boston, : Newnes/Elsevier, c2008
Descrizione fisica 1 online resource (461 p.)
Disciplina 621.3815
Altri autori (Persone) PeaseRobert A
Collana Newnes world class designs series
Soggetto topico Linear integrated circuits - Maintenance and repair
Electronic circuit design
ISBN 1-281-71663-4
9786611716639
0-08-056981-1
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Front Cover; Analog Circuits: World Class Designs; Copyright Page; Table of Contents; Preface; About the Editor; About the Authors; Chapter 1: Review of Feedback Systems; Introduction and Some Early History of Feedback Control; Invention of the Negative Feedback Amplifier; Control System Basics; Loop Transmission and Disturbance Rejection; Stability; Routh Stability Criterion; The Phase Margin and Gain Margin Tests; Relationship Between Damping Ratio and Phase Margin; Loop Compensation Techniques-Lead and Lag Networks; Parenthetical Comment on Some Interesting Feedback Loops
Example 1-1: Gain of +1 amplifierExample 1-2: Gain of +10 amplifier; Example 1-3: Integral control of reactive load; Example 1-4: Photodiode amplifier; Example 1-5: MOSFET current source; Example 1-6: Maglev example; Appendix: MATLAB Scripts; References; Chapter 2: My Approach to Feedback Loop Design; My Approach to Design; What Is a V/I Source?; An Ideal V/I Source; Designing a V/I Source; Capacitive Load Compensation; Model to Investigate Overshoot; Back to the Frequency Domain; Range of Compensation Required; Phase Margin Approach to Loop Compensation
LTX Device Power Source (DPS) PerformanceSummary of My Method; Chapter 3: Basic Operational Amplifier Topologies and a Case Study; In This Chapter; Basic Device Operation; Example 3-1: Case study: Design, analysis, and simulation of a discrete operational amplifier; Brief Review of LM741 Op-Amp Schematic; Some Real-World Limitations of Operational Amplifiers; Example 3-2: Op-amp driving capacitive load; References; Chapter 4: Finding the Perfect Op-Amp for Your Perfect Circuit; Choose the Technology Wisely; Fundamental Operational Amplifier Circuits; Using These Fundamentals
Amplifier Design PitfallsReferences; Chapter 5: Review of Passive Components and a Case Study in PC Board Layout; In This Chapter; Resistors; Comments on Surface-Mount Resistors; Comments on Resistor Types; Capacitors; Inductors; Printed Circuit Board Layout Issues; Approximate Inductance of a PCB Trace Above a Ground Plane; Example 5-1: Design case study-high-speed semiconductor laser diode driver; References; Chapter 6: Analog Lowpass Filters; In This Chapter; A Quick Introduction to Analog Filters; Passive Filters; Normalization and Denormalization; Poles and Zeros; Active Lowpass Filters
First-Order Filter SectionSallen-Key Lowpass Filters; Sallen-Key Rolloff Deficiencies; Denormalizing Sallen-Key Filter Designs; State Variable Lowpass Filters; Cauer and Inverse Chebyshev Active Filters; Denormalizing State Variable or Biquad Designs; Frequency-Dependent Negative Resistance Filters; Denormalization of FDNR Filters; References; Chapter 7: Highpass Filters; In This Chapter; Passive Filters; Active Highpass Filters; First-Order Filter Section; Sample-and-Difference Circuit; Sallen-Key Highpass Filter; Using Lowpass Pole to Find Component Values
Using Highpass Poles to Find Component Values
Record Nr. UNINA-9910822128403321
Amsterdam ; ; Boston, : Newnes/Elsevier, c2008
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Analog design and simulation using OrCAD Capture and PSpice / / Dennis Fitzpatrick
Analog design and simulation using OrCAD Capture and PSpice / / Dennis Fitzpatrick
Autore Fitzpatrick Dennis
Edizione [Second edition.]
Pubbl/distr/stampa Oxford, England ; ; Cambridge, Massachusetts : , : Newnes, , 2018
Descrizione fisica 1 online resource (1 volume) : illustrations
Disciplina 621.381502855369
Soggetto topico Electronic circuit design
Electronic circuits - Computer simulation
ISBN 0-08-102506-8
0-08-102505-X
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Record Nr. UNINA-9910583378303321
Fitzpatrick Dennis  
Oxford, England ; ; Cambridge, Massachusetts : , : Newnes, , 2018
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Analog integrated circuit design / Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Analog integrated circuit design / Tony Chan Carusone, David A. Johns, Kenneth W. Martin
Autore Carusone Tony Chan
Edizione [2nd ed.]
Pubbl/distr/stampa Hoboken, NJJohn Wiley & Sonsc2013
Descrizione fisica xxii, 792 p. : ill. ; 25 cm
Disciplina 621.3815
Altri autori (Persone) Johns, David A.1958-
Martin, Kenneth William1952-
Soggetto topico Linear integrated circuits - Design and construction
Analog electronic systems - Design
Electronic circuit design
ISBN 9781118092330
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Record Nr. UNISALENTO-991004297734107536
Carusone Tony Chan  
Hoboken, NJJohn Wiley & Sonsc2013
Materiale a stampa
Lo trovi qui: Univ. del Salento
Opac: Controlla la disponibilità qui
The art of electronics / Paul Horowitz and Winfield Hill
The art of electronics / Paul Horowitz and Winfield Hill
Autore Horowitz, Paul
Edizione [3rd ed.]
Descrizione fisica xxxi, 1192 pages : ill. ; 26 cm
Disciplina 621.381/32
Altri autori (Persone) Hill, Winfieldauthor
Soggetto topico Electronics
Electronic circuit design
ISBN 9780521809269 (hardback)
Classificazione LC TK7815
621.3.1
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Record Nr. UNISALENTO-991003347639707536
Horowitz, Paul  
Materiale a stampa
Lo trovi qui: Univ. del Salento
Opac: Controlla la disponibilità qui
The art of electronics / Paul Horowitz, Winfield Hill
The art of electronics / Paul Horowitz, Winfield Hill
Autore Horowitz, Paul
Edizione [2nd ed.]
Pubbl/distr/stampa New York : Cambridge University Press, 1989
Descrizione fisica xxiii, 1125 p. : ill. ; 26 cm.
Altri autori (Persone) Hill, Winfieldauthor
Soggetto topico Electronic circuit design
ISBN 0521370957
Classificazione 621.3.1
621.381
TK7815
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Record Nr. UNISALENTO-991000818449707536
Horowitz, Paul  
New York : Cambridge University Press, 1989
Materiale a stampa
Lo trovi qui: Univ. del Salento
Opac: Controlla la disponibilità qui
ASP-DAC : 2017 22nd Asia and South Pacific Design Automation Conference : 16-19 January 2017
ASP-DAC : 2017 22nd Asia and South Pacific Design Automation Conference : 16-19 January 2017
Pubbl/distr/stampa New York : , : IEEE, , 2017
Descrizione fisica 1 online resource (634 pages)
Soggetto topico Electronic circuit design
Integrated circuits - Computer-aided design
System design - Automation
ISBN 1-5090-1558-2
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Record Nr. UNINA-9910172610203321
New York : , : IEEE, , 2017
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
ASP-DAC : 2017 22nd Asia and South Pacific Design Automation Conference : 16-19 January 2017
ASP-DAC : 2017 22nd Asia and South Pacific Design Automation Conference : 16-19 January 2017
Pubbl/distr/stampa New York : , : IEEE, , 2017
Descrizione fisica 1 online resource (634 pages)
Soggetto topico Electronic circuit design
Integrated circuits - Computer-aided design
System design - Automation
ISBN 1-5090-1558-2
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Record Nr. UNISA-996280188803316
New York : , : IEEE, , 2017
Materiale a stampa
Lo trovi qui: Univ. di Salerno
Opac: Controlla la disponibilità qui
Asynchronous circuit design [[electronic resource] /] / Chris J. Myers
Asynchronous circuit design [[electronic resource] /] / Chris J. Myers
Autore Myers Chris J. <1969->
Edizione [1st edition]
Pubbl/distr/stampa New York, : J. Wiley & Sons, c2001
Descrizione fisica 1 online resource (425 p.)
Disciplina 621.3815
Soggetto topico Asynchronous circuits - Design and construction
Electronic circuit design
ISBN 1-280-26476-4
9786610264766
0-470-35666-9
0-471-46412-0
0-471-22414-6
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Contents; Preface; Acknowledgments; 1 Introduction; 1.1 Problem Specification; 1.2 Communication Channels; 1.3 Communication Protocols; 1.4 Graphical Representations; 1.5 Delay-Insensitive Circuits; 1.6 Huffman Circuits; 1.7 Muller Circuits; 1.8 Timed Circuits; 1.9 Verification; 1.10 Applications; 1.11 Let's Get Started; 1.12 Sources; Problems; 2 Communication Channels; 2.1 Basic Structure; 2.2 Structural Modeling in VHDL; 2.3 Control Structures; 2.3.1 Selection; 2.3.2 Repetition; 2.4 Deadlock; 2.5 Probe; 2.6 Parallel Communication; 2.7 Example: MiniMIPS; 2.7.1 VHDL Specification
2.7.2 Optimized MiniMIPS2.8 Sources; Problems; 3 Communication Protocols; 3.1 Basic Structure; 3.2 Active and Passive Ports; 3.3 Handshaking Expansion; 3.4 Reshuffling; 3.5 State Variable Insertion; 3.6 Data Encoding; 3.7 Example: Two Wine Shops; 3.8 Syntax-Directed Translation; 3.9 Sources; Problems; 4 Graphical Representations; 4.1 Graph Basics; 4.2 Asynchronous Finite State Machines; 4.2.1 Finite State Machines and Flow Tables; 4.2.2 Burst-Mode State Machines; 4.2.3 Extended Burst-Mode State Machines; 4.3 Petri Nets; 4.3.1 Ordinary Petri Nets; 4.3.2 Signal Transition Graphs
4.4 Timed Event/Level Structures4.5 Sources; Problems; 5 Huffman Circuits; 5.1 Solving Covering Problems; 5.1.1 Matrix Reduction Techniques; 5.1.2 Bounding; 5.1.3 Termination; 5.1.4 Branching; 5.2 State Minimization; 5.2.1 Finding the Compatible Pairs; 5.2.2 Finding the Maximal Compatibles; 5.2.3 Finding the Prime Compatibles; 5.2.4 Setting Up the Covering Problem; 5.2.5 Forming the Reduced Flow Table; 5.3 State Assignment; 5.3.1 Partition Theory and State Assignment; 5.3.2 Matrix Reduction Method; 5.3.3 Finding the Maximal Intersectibles; 5.3.4 Setting Up the Covering Problem
5.3.5 Fed-Back Outputs as State Variables5.4 Hazard-Free Two-Level Logic Synthesis; 5.4.1 Two-Level Logic Minimization; 5.4.2 Prime Implicant Generation; 5.4.3 Prime Implicant Selection; 5.4.4 Combinational Hazards; 5.5 Extensions for MIC Operation; 5.5.1 Transition Cubes; 5.5.2 Function Hazards; 5.5.3 Combinational Hazards; 5.5.4 Burst-Mode Transitions; 5.5.5 Extended Burst-Mode Transitions; 5.5.6 State Minimization; 5.5.7 State Assignment; 5.5.8 Hazard-Free Two-Level Logic Synthesis; 5.6 Multilevel Logic Synthesis; 5.7 Technology Mapping; 5.8 Generalized C-Element Implementation
5.9 Sequential Hazards5.10 Sources; Problems; 6 Muller Circuits; 6.1 Formal Definition of Speed Independence; 6.1.1 Subclasses of Speed-Independent Circuits; 6.1.2 Some Useful Definitions; 6.2 Complete State Coding; 6.2.1 Transition Points and Insertion Points; 6.2.2 State Graph Coloring; 6.2.3 Insertion Point Cost Function; 6.2.4 State Signal Insertion; 6.2.5 Algorithm for Solving CSC Violations; 6.3 Hazard-Free Logic Synthesis; 6.3.1 Atomic Gate Implementation; 6.3.2 Generalized C-Element Implementation; 6.3.3 Standard C-Implementation; 6.3.4 The Single-Cube Algorithm
6.4 Hazard-Free Decomposition
Record Nr. UNINA-9910143175403321
Myers Chris J. <1969->  
New York, : J. Wiley & Sons, c2001
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
The chemistry of metal CVD / / edited by Toivo T. Kodas and Mark J. Hampden-Smith
The chemistry of metal CVD / / edited by Toivo T. Kodas and Mark J. Hampden-Smith
Pubbl/distr/stampa Weinheim, [Germany] : , : VCH, , 1994
Descrizione fisica 1 online resource (566 p.)
Disciplina 546.3
621.3815
Soggetto topico Electronic circuit design
Chemical vapor deposition
Metallic films
Soggetto genere / forma Electronic books.
ISBN 1-281-84291-5
9786611842918
3-527-61585-7
3-527-61584-9
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto The Chemistry of Metal CVD; Contents; List of Contributors; Chemical Abbreviations; General Abbreviations; 1 Introduction; 1.1 Introduction; 1.2 Current Interconnect Schemes in Silicon Devices; 1.2.1 Metal-Silicon Contacts; 1.2.2 Diffusion Barrier Layers; 1.2.2.1 Sacrificial Diffusion Barriers; 1.2.2.2 Stuffed Diffusion Barriers; 1.2.2.3 Passive Diffusion Barriers; 1.2.2.4 Amorphous Diffusion Barriers; 1.2.3 Contact Layers; 1.2.3.1 Platinum Silicide (PtSi); 1.2.3.2 Titanium Silicide (TiSi2); 1.2.3.3 Cobalt Silicide (CoSi2); 1.2.3.4 Other Near Noble Silicides (Nisi, PdzSi, MoSi2)
1.2.4 Primary Interconnection1.2.4.1 Aluminum Metallization; 1.2.4.2 Tungsten Metallization; 1.2.4.3 Copper Metallization; 1.2.4.4 Gold Metallization; 1.3 Metallization Requirements for the Year 2001 in Silicon-Based Technologies; 1.3.1 Trends in Device and Process Architecture; 1.3.2 CVD of Titanium; 1.3.3 CVD of Metal Silicides; 1.3.4 CVD of Metal Nitrides; 1.3.5 CVD of Copper and Barrier Layers; 1.3.6 Other Metallizations; 1.4 Metal Deposition Techniques; 1.4.1 Physical Vapor Deposition by Evaporation; 1.4.2 Physical Vapor Deposition by Sputtering
1.4.2.1 Conventional Sputter Deposition Techniques1.4.2.2 Magnetron-Based Sputter Deposition; 1.4.3 Chemical Vapor Deposition; 1.5 Manufacturing Issues in CVD Processes; 1.6 Summary and Conclusions; Acknowledgments; References; 2 Chemical Vapor Deposition of Aluminum; 2.1 Applications of Aluminum Films; 2.1.1 Microelectronics; 2.1.2 Metallized Polymers; 2.1.2.1 Gas Diffusion Barriers; 2.1.2.2 Optical Properties; 2.1.3 Adhesion; 2.2 Comparison Between Physical Vapor Deposition (PVD) and Chemical Vapor Deposition (CVD) of Aluminum; 2.3 Understanding the CVD Process; 2.3.1 Surface Diffusion
2.3.2 Transport Phenomena2.3.3 Gas-Phase Reactions; 2.3.4 Surface Reactivity; 2.3.5 Nucleation; 2.3.6 Summary of Aluminum Precursors; 2.4 CVD Using Triisobutylaluminum; 2.4.1 Early Developments; 2.4.2 Optimization of Aluminum CVD; 2.4.2.1 Morphology of Aluminum Deposits; 2.4.2.2 Alloys with Cu and Si; 2.4.2.3 Nucleation Promoters; 2.4.2.4 Aluminum Epitaxy on Si; 2.4.3 Surface Decomposition Mechanism of TIBA; 2.4.4 Patterning of Aluminum Films; 2.5 Deposition of Aluminum from Trimethylaluminum; 2.5.1 Thermal Activation of TMA; 2.5.2 Plasma-Assisted Aluminum Deposition Using TMA
2.5.3 Laser-Assisted Aluminum Deposition from TMA2.6 Deposition of Aluminum Films from Alane Precursors; 2.6.1 Surface Reaction Mechanism of TMAA; 2.6.2 Deposition in Cold-Wall Reactors Using TMAA; 2.6.3 Deposition in Hot-Wall Reactors Using TMAA; 2.6.4 Aluminum Deposition from TEAA; 2.6.5 Aluminum Deposition from DMEAA; 2.6.6 Selectivity of Deposition Using Alane Precursors; 2.6.7 Aluminum Deposition Using Aluminaborane Precursors; 2.6.8 Gas-Phase Aluminum Particle Formation From Amine Alanes; 2.7 Alternative Aluminum Alkyl Sources; 2.7.1 Triethylaluminum; 2.7.2 Dimethylaluminum Hydride
2.7.3 Diethylaluminum Chloride
Record Nr. UNINA-9910144717903321
Weinheim, [Germany] : , : VCH, , 1994
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui