Vai al contenuto principale della pagina

Advanced Hardware Design for Error Correcting Codes / / edited by Cyrille Chavet, Philippe Coussy



(Visualizza in formato marc)    (Visualizza in BIBFRAME)

Titolo: Advanced Hardware Design for Error Correcting Codes / / edited by Cyrille Chavet, Philippe Coussy Visualizza cluster
Pubblicazione: Cham : , : Springer International Publishing : , : Imprint : Springer, , 2015
Edizione: 1st ed. 2015.
Descrizione fisica: 1 online resource (197 p.)
Disciplina: 005.7
620
621.3815
621.382
Soggetto topico: Electronic circuits
Electrical engineering
Computers
Circuits and Systems
Communications Engineering, Networks
Information Systems and Communication Service
Persona (resp. second.): ChavetCyrille
CoussyPhilippe
Note generali: Description based upon print version of record.
Nota di bibliografia: Includes bibliographical references.
Nota di contenuto: User Needs -- Challenges and Limitations for Very High Throughput Decoder Architectures for Soft-Decoding -- Implementation of Polar Decoders -- Parallel architectures for Turbo Product Codes Decoding -- VLSI implementations of sphere detectors -- Stochastic Decoders for LDPC Codes -- MP-SoC/NoC architectures for error correction -- ASIP design for multi-standard channel decoders -- Hardware design of parallel interleaver architecture: a survey.                                                                                                                                       .
Sommario/riassunto: This book provides thorough coverage of error correcting techniques. It includes essential basic concepts and the latest advances on key topics in design, implementation, and optimization of hardware/software systems for error correction. The book’s chapters are written by internationally recognized experts in this field. Topics include evolution of error correction techniques, industrial user needs, architectures, and design approaches for the most advanced error correcting codes (Polar Codes, Non-Binary LDPC, Product Codes, etc). This book provides access to recent results, and is suitable for graduate students and researchers of mathematics, computer science, and engineering. • Examines how to optimize the architecture of hardware design for error correcting codes; • Presents error correction codes from theory to optimized architecture for the current and the next generation standards; • Provides coverage of industrial user needs advanced error correcting techniques. Advanced Hardware Design for Error Correcting Codes includes a foreword by Claude Berrou.
Titolo autorizzato: Advanced Hardware Design for Error Correcting Codes  Visualizza cluster
ISBN: 3-319-10569-8
Formato: Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione: Inglese
Record Nr.: 9910299661303321
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui