| Record Nr.              | UNINA9910299661303321  |
|-------------------------|--|
| Titolo                  | Advanced Hardware Design for Error Correcting Codes / / edited by<br>Cyrille Chavet, Philippe Coussy   |
| Pubbl/distr/stampa      | Cham : , : Springer International Publishing : , : Imprint : Springer, ,<br>2015   |
| ISBN                    | 3-319-10569-8  |
| Edizione                | [1st ed. 2015.]  |
| Descrizione fisica      | 1 online resource (197 p.)   |
| Disciplina              | 005.7<br>620<br>621.3815<br>621.382  |
| Soggetti                | Electronic circuits<br>Electrical engineering<br>Computers<br>Circuits and Systems<br>Communications Engineering, Networks<br>Information Systems and Communication Service  |
| Lingua di pubblicazione | Inglese  |
| Formato                 | Materiale a stampa   |
| Livello bibliografico   | Monografia   |
| Note generali           | Description based upon print version of record.  |
| Nota di bibliografia    | Includes bibliographical references.   |
| Nota di contenuto       | User Needs Challenges and Limitations for Very High Throughput<br>Decoder Architectures for Soft-Decoding Implementation of Polar<br>Decoders Parallel architectures for Turbo Product Codes Decoding<br>VLSI implementations of sphere detectors Stochastic Decoders for<br>LDPC Codes MP-SoC/NoC architectures for error correction ASIP<br>design for multi-standard channel decoders Hardware design of<br>parallel interleaver architecture: a<br>survey. |
| Sommario/riassunto      | This book provides thorough coverage of error correcting techniques. It includes essential basic concepts and the latest advances on key topics in design, implementation, and optimization of hardware/software systems for error correction. The book's chapters are written by internationally recognized experts in this field. Topics include evolution   |

1.

of error correction techniques, industrial user needs, architectures, and design approaches for the most advanced error correcting codes (Polar Codes, Non-Binary LDPC, Product Codes, etc). This book provides access to recent results, and is suitable for graduate students and researchers of mathematics, computer science, and engineering. • Examines how to optimize the architecture of hardware design for error correcting codes; • Presents error correction codes from theory to optimized architecture for the current and the next generation standards; • Provides coverage of industrial user needs advanced error correcting techniques. Advanced Hardware Design for Error Correcting Codes includes a foreword by Claude Berrou.