19th IEEE VLSI Test Symposium, 2001, Marina Del Rey, CA

• Pubblicazione: [Place of publication not identified], : IEEE Computer Society Press, 2001
• Descrizione fisica: 1 online resource (456 pages)
• Disciplina: 621.395
• Soggetto topico: Integrated circuits - Very large scale integration
• Note generali: Bibliographic Level Mode of Issuance: Monograph
• Sommario/riassunto: Collects 58 papers from the April/May 2001 symposium that explore new approaches in the testing of electronic circuits and systems. Key areas in testing are discussed, such as BIST, analog measurement, fault tolerance, diagnosis methods, scan chain design, memory test and diagnosis, and test data compression and compaction. Also on the program are sessions on emerging areas that are gaining prominence, including low power testing, testing high speed circuits on low cost testers, processor based self test techniques, and core- based system-on-chip testing. Some of the topics are robust and low cost BIST architectures for sequential fault testing in datapath multipliers, a method for measuring the cycle-to-cycle period jitter of high-frequency clock signals, fault equivalence identification using redundancy information and static and dynamic extraction, and test scheduling for minimal energy consumption under power constraints. No subject index. c. Book News Inc.
• Titolo autorizzato: 19th IEEE VLSI Test Symposium, 2001, Marina Del Rey, CA
• Formato: Materiale a stampa
• Livello bibliografico: Monografia
• Lingua di pubblicazione: Inglese
• Record Nr.: 9910872615803321
• Lo trovi qui: Univ. Federico II