Vai al contenuto principale della pagina
| Titolo: |
2010 22nd International Symposium on Computer Architecture and High Performance Computing Workshops
|
| Pubblicazione: | [Place of publication not identified], : IEEE, 2010 |
| Descrizione fisica: | 1 online resource |
| Disciplina: | 004.22 |
| Soggetto topico: | Computer architecture |
| Persona (resp. second.): | ieee |
| Note generali: | Bibliographic Level Mode of Issuance: Monograph |
| Sommario/riassunto: | Multicore architectures are an important contribution in computing technology since they are capable of providing more processing power with better cost-benefit than single-core processors. Cores execute instructions independently but share critical resources such as L2 cache memory and data channels. Clusters using multicore architectures or multiprocessors chips (MPC's) suggest a hierarchical memory environment. Parallel applications should take advantage of such memory hierarchy to achieve high performance. This paper presents a performance analysis of a synthetic application in a multicore cluster and introduces a preliminary architecture model that considers communication through both shared memory and data channels and its impact on the application performance. |
| Titolo autorizzato: | 2010 22nd International Symposium on Computer Architecture and High Performance Computing Workshops ![]() |
| ISBN: | 9780769542768 |
| 076954276X | |
| Formato: | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione: | Inglese |
| Record Nr.: | 9910140891803321 |
| Lo trovi qui: | Univ. Federico II |
| Opac: | Controlla la disponibilità qui |