Vai al contenuto principale della pagina

High Performance Integer Arithmetic Circuit Design on FPGA [[electronic resource] ] : Architecture, Implementation and Design Automation / / by Ayan Palchaudhuri, Rajat Subhra Chakraborty



(Visualizza in formato marc)    (Visualizza in BIBFRAME)

Autore: Palchaudhuri Ayan Visualizza persona
Titolo: High Performance Integer Arithmetic Circuit Design on FPGA [[electronic resource] ] : Architecture, Implementation and Design Automation / / by Ayan Palchaudhuri, Rajat Subhra Chakraborty Visualizza cluster
Pubblicazione: New Delhi : , : Springer India : , : Imprint : Springer, , 2016
Edizione: 1st ed. 2016.
Descrizione fisica: 1 online resource (125 p.)
Disciplina: 621.395
Soggetto topico: Electronic circuits
Electronics
Microelectronics
Logic design
Circuits and Systems
Electronics and Microelectronics, Instrumentation
Logic Design
Persona (resp. second.): ChakrabortyRajat Subhra
Note generali: Description based upon print version of record.
Nota di bibliografia: Includes bibliographical references at the end of each chapters and index.
Nota di contenuto: Introduction -- Architecture of Target FPGA Platform -- A Fabric Component based Design Approach for High Performance Integer Arithmetic Circuits -- Architecture of Data path Circuits -- Architecture of Control path Circuits -- Compact FPGA Implementation of Linear Cellular Automata -- Design Automation and Case Studies -- Conclusions and Future Work.
Sommario/riassunto: This book describes the optimized implementations of several arithmetic datapath, controlpath and pseudorandom sequence generator circuits for realization of high performance arithmetic circuits targeted towards a specific family of the high-end Field Programmable Gate Arrays (FPGAs). It explores regular, modular, cascadable, and bit-sliced architectures of these circuits, by directly instantiating the target FPGA-specific primitives in the HDL. Every proposed architecture is justified with detailed mathematical analyses. Simultaneously, constrained placement of the circuit building blocks is performed, by placing the logically related hardware primitives in close proximity to one another by supplying relevant placement constraints in the Xilinx proprietary “User Constraints File”. The book covers the implementation of a GUI-based CAD tool named FlexiCore integrated with the Xilinx Integrated Software Environment (ISE) for design automation of platform-specific high-performance arithmetic circuits from user-level specifications. This tool has been used to implement the proposed circuits, as well as hardware implementations of integer arithmetic algorithms where several of the proposed circuits are used as building blocks. Implementation results demonstrate higher performance and superior operand-width scalability for the proposed circuits, with respect to implementations derived through other existing approaches. This book will prove useful to researchers, students, and professionals engaged in the domain of FPGA circuit optimization and implementation.
Titolo autorizzato: High Performance Integer Arithmetic Circuit Design on FPGA  Visualizza cluster
ISBN: 81-322-2520-1
Formato: Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione: Inglese
Record Nr.: 9910254184203321
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Serie: Springer Series in Advanced Microelectronics, . 1437-0387 ; ; 51