Vai al contenuto principale della pagina

Pipelined multiprocessor system-on-chip for multimedia / / Haris Javaid, Sri Parameswaran



(Visualizza in formato marc)    (Visualizza in BIBFRAME)

Autore: Javaid Haris Visualizza persona
Titolo: Pipelined multiprocessor system-on-chip for multimedia / / Haris Javaid, Sri Parameswaran Visualizza cluster
Pubblicazione: Cham, Switzerland : , : Springer, , 2014
Edizione: 1st ed. 2014.
Descrizione fisica: 1 online resource (viii, 169 pages) : illustrations (some color)
Disciplina: 004.35
Soggetto topico: Embedded computer systems - Design and construction
Multiprocessors
Systems on a chip
Persona (resp. second.): ParameswaranSri <1962->
Note generali: Description based upon print version of record.
Nota di bibliografia: Includes bibliographical references and index.
Nota di contenuto: Introduction -- Literature Survey -- Optimisation Framework -- Performance Estimation of Pipelined MPSoCs -- Design Space Exploration of Pipelined MPSoCs -- Adaptive Pipelined MPSoCs -- Power Management in Adaptive Pipelined MPSocs -- Multi-mode Pipelined MPSoCs -- Conclusions and Future Work.
Sommario/riassunto: This book describes analytical models and estimation methods to enhance performance estimation of pipelined multiprocessor systems-on-chip (MPSoCs).  A framework is introduced for both design-time and run-time optimizations. For design space exploration, several algorithms are presented to minimize the area footprint of a pipelined MPSoC under a latency or a throughput constraint.  A novel adaptive pipelined MPSoC architecture is described, where idle processors are transitioned into low-power states at run-time to reduce energy consumption. Multi-mode pipelined MPSoCs are introduced, where multiple pipelined MPSoCs optimized separately are merged into a single pipelined MPSoC, enabling further reduction of the area footprint by sharing the processors and communication buffers. Readers will benefit from the authors’ combined use of analytical models, estimation methods and exploration algorithms and will be enabled to explore billions of design points in a few minutes.   ·         Describes the state-of-the-art on pipeline-level parallelism and multimedia MPSoCs; ·         Includes analytical models and estimation methods for performance estimation of pipelined MPSoCs; ·         Covers several design space exploration techniques for pipelined MPSoCs; ·         Introduces an adaptive pipelined MPSoC with run-time processor and power managers; ·         Introduces Multi-mode pipelined MPSoCs for multiple applications.    .
Titolo autorizzato: Pipelined Multiprocessor System-on-Chip for Multimedia  Visualizza cluster
ISBN: 3-319-01113-8
Formato: Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione: Inglese
Record Nr.: 9910299471103321
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui