ASIC design and synthesis : RTL design using Verilog / / Vaibbhav Taraate
(Visualizza in formato marc)
(Visualizza in BIBFRAME)
| Autore: |
Taraate Vaibbhav
|
| Titolo: |
ASIC design and synthesis : RTL design using Verilog / / Vaibbhav Taraate
|
| Pubblicazione: | Singapore : , : Springer, , [2021] |
| ©2021 | |
| Edizione: | 1st ed. 2021. |
| Descrizione fisica: | 1 online resource (XXI, 330 p. 311 illus., 184 illus. in color.) |
| Disciplina: | 621.395 |
| Soggetto topico: | Application-specific integrated circuits - Design |
| Verilog (Computer hardware description language) | |
| Nota di contenuto: | Chapter 1. Introduction -- Chapter 2. Design using CMOS -- Chapter 3. ASIC design synthesis for combinational design (RTL using VHDL) -- Chapter 4. ASIC Design and synthesis of complex combinational logic (RTL using VHDL) -- Chapter 5. ASIC Design and synthesis of sequential logic (RTL using VHDL) -- Chapter 6. ASIC design guidelines -- Chapter 7. ASIC RTL Verification -- Chapter 8. FSM using VHDL and synthesis -- Chapter 9. ASIC design improvement techniques -- Chapter 10. ASIC Synthesis using Synopsys DC -- Chapter 11. Design for Testability -- Chapter 12. Static timing analysis -- Chapter 13. Multiple Clock domain designs -- Chapter 14. Low power ASIC design -- Chapter 15. ASIC Physical design. |
| Sommario/riassunto: | This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in ASIC design and synthesis using Synopsys DC and their solution. The book explains how to write efficient RTL using Verilog and how to improve design performance. It also covers architecture design strategies, multiple clock domain designs, low-power design techniques, DFT, pre-layout STA and the overall ASIC design flow with case studies. The contents of this book will be useful to practicing hardware engineers, students, and hobbyists looking to learn about ASIC design and synthesis. |
| Titolo autorizzato: | ASIC design and synthesis |
| ISBN: | 981-334-642-6 |
| Formato: | Materiale a stampa  |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione: | Inglese |
| Record Nr.: | 9910483227103321 |
| Lo trovi qui: | Univ. Federico II |
| Opac: | Controlla la disponibilità qui |