Vai al contenuto principale della pagina

Logic synthesis for finite state machines based on linear chains of states : foundations, recent developments and challenges / / by Alexander Barkalov, Larysa Titarenko, Jacek Bieganowski



(Visualizza in formato marc)    (Visualizza in BIBFRAME)

Autore: Barkalov Alexander Visualizza persona
Titolo: Logic synthesis for finite state machines based on linear chains of states : foundations, recent developments and challenges / / by Alexander Barkalov, Larysa Titarenko, Jacek Bieganowski Visualizza cluster
Pubblicazione: Cham : , : Springer International Publishing : , : Imprint : Springer, , 2018
Edizione: 1st ed. 2018.
Descrizione fisica: 1 online resource (VIII, 225 p. 145 illus.)
Disciplina: 511.3
Soggetto topico: Computational intelligence
Electronic circuits
Computational Intelligence
Circuits and Systems
Persona (resp. second.): TitarenkoLarysa
BieganowskiJacek
Nota di bibliografia: Includes bibliographical references at the end of each chapters and index.
Nota di contenuto: Introduction -- Finite state machines and field-programmable gate arrays -- Linear chains in FSMs -- Hardware reduction for Moore UFSMs -- Hardware reduction for Mealy UFSMs -- Hardware reduction for Moore NFSMs -- Hardware reduction for Moore XFSMs.
Sommario/riassunto: This book discusses Moore finite state machines (FSMs) implemented with field programmable gate arrays (FPGAs) including look-up table (LUT) elements and embedded memory blocks (EMBs). To minimize the number of LUTs in FSM logic circuits, the authors propose replacing a state register with a state counter. They also put forward an approach allowing linear chains of states to be created, which simplifies the system of input memory functions and, therefore, decreases the number of LUTs in the resulting FSM circuit. The authors combine this approach with using EMBs to implement the system of output functions (microoperations). This allows a significant decrease in the number of LUTs, as well as eliminating a lot of interconnections in the FSM logic circuit. As a rule, it also reduces the area occupied by the circuit and diminishes the resulting power dissipation. This book is an interesting and valuable resource for students and postgraduates in the area of computer science, as well as for designers of digital systems that included complex control units.
Titolo autorizzato: Logic Synthesis for Finite State Machines Based on Linear Chains of States  Visualizza cluster
ISBN: 3-319-59837-6
Formato: Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione: Inglese
Record Nr.: 9910299908703321
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Serie: Studies in Systems, Decision and Control, . 2198-4182 ; ; 113