Digital principles and circuits / / C.B. Agarwal |
Autore | Agarwal C. B |
Edizione | [1st ed.] |
Pubbl/distr/stampa | Mumbai [India], : Himalaya Pub. House, 2006 |
Descrizione fisica | 1 online resource (469 p.) |
Disciplina | 621.395 |
Soggetto topico |
Digital electronics
Electronic circuits |
ISBN |
1-282-80165-1
9786612801655 1-4416-6132-8 93-5043-319-2 600-00-2700-1 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | COVER; CONTENTS; CHAPTER 1 : DIGITAL CONCEPTS; CHAPTER 2 :NUMBER SYSTEMS; CHAPTER 3 :BINARY CODES; CHAPTER 4 :LOGIC GATES AND IC FAMILIES; CHAPTER 5 :BOOLEAN ALGEBRA; CHAPTER 6 :COMBINATIONAL CIRCUITS; CHAPTER 7 :FLIP-FLOPS AND REGISTERS; CHAPTER 8 :DIGITAL COUNTERS; CHAPTER 9 :MEMORY SYSTEMS; CHAPTER 10 :D/A CONVERTERS AND A/D CONVERTERS; APPENDIX A; APPENDIX B; APPENDIX C; INDEX |
Record Nr. | UNINA-9910823700103321 |
Agarwal C. B | ||
Mumbai [India], : Himalaya Pub. House, 2006 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|
Digital principles switching theory [[electronic resource] /] / A.K. Singh, Manish Tiwari, Arun Prakash |
Autore | Singh A. K |
Edizione | [2nd ed.] |
Pubbl/distr/stampa | New Delhi, : New Age International (P) Ltd., Publishers, c2006 |
Descrizione fisica | 1 online resource (545 p.) |
Disciplina |
621.3815
621.3815/37 |
Altri autori (Persone) |
TiwariManish
PrakashArun |
Soggetto topico |
Digital electronics
Switching theory |
Soggetto genere / forma | Electronic books. |
ISBN |
1-281-44964-4
81-224-2306-X |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Cover; Preface; Contents; Chapter 0 Introduction to Digital Electronics; Chapter 1 Numbering Systems; Chapter 2 Digital Design Fundamentals-Boolean Algebra and Logic Gates; Chapter 3 Boolean Function Minimization Techniques; Chapter 4 Combinational Logic; Chapter 5 Programmable Logic Devices; Chapter 6 Synchronous (Clocked) Sequential Circuits; Chapter 7 Shift Registers and Counters; Chapter 8 Asynchronous Sequential Logic; Chapter 9 Algorithmic State Machine; Chapter 10 Switching Elements and Implementation of Logic Gates; Chapter 11 Memory Fundamentals; Appendices; References; Index |
Record Nr. | UNINA-9910454712603321 |
Singh A. K | ||
New Delhi, : New Age International (P) Ltd., Publishers, c2006 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|
Digital principles switching theory [[electronic resource] /] / A.K. Singh, Manish Tiwari, Arun Prakash |
Autore | Singh A. K |
Edizione | [2nd ed.] |
Pubbl/distr/stampa | New Delhi, : New Age International (P) Ltd., Publishers, c2006 |
Descrizione fisica | 1 online resource (545 p.) |
Disciplina |
621.3815
621.3815/37 |
Altri autori (Persone) |
TiwariManish
PrakashArun |
Soggetto topico |
Digital electronics
Switching theory |
ISBN |
1-281-44964-4
81-224-2306-X |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Cover; Preface; Contents; Chapter 0 Introduction to Digital Electronics; Chapter 1 Numbering Systems; Chapter 2 Digital Design Fundamentals-Boolean Algebra and Logic Gates; Chapter 3 Boolean Function Minimization Techniques; Chapter 4 Combinational Logic; Chapter 5 Programmable Logic Devices; Chapter 6 Synchronous (Clocked) Sequential Circuits; Chapter 7 Shift Registers and Counters; Chapter 8 Asynchronous Sequential Logic; Chapter 9 Algorithmic State Machine; Chapter 10 Switching Elements and Implementation of Logic Gates; Chapter 11 Memory Fundamentals; Appendices; References; Index |
Record Nr. | UNINA-9910782505103321 |
Singh A. K | ||
New Delhi, : New Age International (P) Ltd., Publishers, c2006 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|
Digital principles switching theory / / A.K. Singh, Manish Tiwari, Arun Prakash |
Autore | Singh A. K |
Edizione | [2nd ed.] |
Pubbl/distr/stampa | New Delhi, : New Age International (P) Ltd., Publishers, c2006 |
Descrizione fisica | 1 online resource (545 p.) |
Disciplina |
621.3815
621.3815/37 |
Altri autori (Persone) |
TiwariManish
PrakashArun |
Soggetto topico |
Digital electronics
Switching theory |
ISBN |
1-281-44964-4
81-224-2306-X |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Cover; Preface; Contents; Chapter 0 Introduction to Digital Electronics; Chapter 1 Numbering Systems; Chapter 2 Digital Design Fundamentals-Boolean Algebra and Logic Gates; Chapter 3 Boolean Function Minimization Techniques; Chapter 4 Combinational Logic; Chapter 5 Programmable Logic Devices; Chapter 6 Synchronous (Clocked) Sequential Circuits; Chapter 7 Shift Registers and Counters; Chapter 8 Asynchronous Sequential Logic; Chapter 9 Algorithmic State Machine; Chapter 10 Switching Elements and Implementation of Logic Gates; Chapter 11 Memory Fundamentals; Appendices; References; Index |
Record Nr. | UNINA-9910808404103321 |
Singh A. K | ||
New Delhi, : New Age International (P) Ltd., Publishers, c2006 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|
Digital signal processing / Alan V. Oppenheim, Ronald W. Schafer |
Autore | Oppenheim, Alan V. |
Pubbl/distr/stampa | London : Prentice-Hall, 1975 |
Descrizione fisica | xiv, 583 p. ; 22 cm. |
Altri autori (Persone) | Schafer, Ronald W. |
Soggetto topico | Digital electronics |
ISBN | 0132141078 |
Classificazione |
621.3.3
621.3819'58'2 TK5102.5.0245 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Record Nr. | UNISALENTO-991000892139707536 |
Oppenheim, Alan V. | ||
London : Prentice-Hall, 1975 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. del Salento | ||
|
Digital system design using FSMs : a practical learning approach / / Peter D. Minns |
Autore | Minns Peter D. |
Pubbl/distr/stampa | Hoboken, NJ : , : John Wiley & Sons, Inc., , 2021 |
Descrizione fisica | 1 online resource (340 pages) |
Disciplina | 621.381 |
Soggetto topico |
Digital electronics
Sequential machine theory |
Soggetto genere / forma | Electronic books. |
ISBN |
1-119-78272-4
1-119-78271-6 1-119-78273-2 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto |
Cover -- Title Page -- Copyright Page -- Contents -- Preface -- Acknowledgements -- About the Companion Website -- Guide to Supplementary Resources -- Chapter 1 Introduction to Finite State Machines -- 1.1 Some Notes on Style -- Chapter 2 Using FSMs to Control External Devices -- 2.1 Introduction -- Chapter 3 Introduction to FSM Synthesis -- 3.1 Introduction -- 3.2 Tutorials Covering Chapters 1, 2, and 3 -- 3.2.1 Binary data serial transmitter FSM -- 3.2.2 The high low FSM system -- 3.2.3 The clocked watchdog timer FSM -- 3.2.4 The asynchronous receiver system clocked FSM -- Chapter 4 Asynchronous FSM Methods -- 4.1 Introduction to Asynchronous FSM -- 4.2 Summary -- 4.3 Tutorials -- 4.3.1 FSM motor with fault detection -- 4.3.2 The mower in four and two states -- Chapter 5 Clocked One Hot Method of FSM Design -- 5.1 Introduction -- 5.2 Tutorials on the Clocked one Hot FSM Method -- 5.2.1 Seven-state system clocked one hot method -- 5.2.2 Memory tester FSM -- 5.2.3 Eight-bit sequence detector FSM -- Chapter 6 Further Event-Driven FSM Design -- 6.1 Introduction -- 6.2 Conclusions -- Chapter 7 Petri Net FSM Design -- 7.1 Introduction -- 7.2 Tutorials Using Petri Net FSM -- 7.2.1 Controlled shared resource Petri nets -- 7.2.2 Serial clock-driven Petri net FSM -- 7.2.3 Using asynchronous (event-driven) design with Petri nets -- 7.3 Conclusions -- Appendix A1: Boolean Algebra -- A1.1 Basic Gate Symbols -- A1.2 The Exclusive OR and Exclusive NOR -- A1.3 Laws of Boolean Algebra -- A1.3.1 Basic OR rules -- A1.3.2 Basic AND rules -- A1.3.3 Associative and commutative laws -- A1.3.4 Distributive laws -- A1.3.5 Auxiliary rule for static 1 hazard removal -- A1.3.6 Consensus theorem -- A1.3.7 The effect of signal delay in logic gates -- A1.3.8 De-Morgan's theorem -- A1.4 Examples of Applying the Laws of Boolean Algebra -- A1.4.1 Converting AND-OR to NAND.
A1.4.2 Converting AND-OR to NOR -- A1.4.3 Logical adjacency rule -- A1.5 Summary -- Appendix A2: Use of Verilog HDL and Logisim to FSM -- A2.1 The Single-Pulse Generator with Memory Clock-Driven FSM -- A2.2 Test Bench Module and its Purpose -- A2.3 Using Synapticad Software -- A2.4 More Direct Method -- A2.5 A Very Simple Guide to Using the Logisim Simulator -- A2.5.1 The Logisim top level menu items -- A2.6 Using Flip-Flops in a Circuit -- A2.7 Example Single-Pulse FSM -- A2.8 How to Use the Simulator to Simulate the Single-Pulse FSM -- A2.8.1 Using Logisim with the truth table approach -- A2.9 Using Logisim with the Truth Table Approach -- A2.9.1 Useful note -- A2.10 Summary -- Appendix A3: Counters, Shift Registers, Input, and Output with an FSM -- A3.1 Basic Down Synchronous Binary Counter Development -- A3.2 Example of a Four-Bit Synchronous Up Counter with T Type Flip-Flops -- A3.3 Parallel Loading Counters - Using T Flip-Flops -- A3.4 Using D Flip-Flops To Build Parallel Loading Counters -- A3.5 Simple Binary Up Counter with Parallel Inputs -- A3.6 Clock Circuit to Drive the Counter (and FSM) -- A3.7 Counter Design Using Don't Care States -- A3.8 Shift Registers -- A3.9 Dealing with Input and Output Signals Using FSM -- A3.10 Using Logisim to Work with Larger FSM Systems -- A3.10.1 The equations -- A3.11 Summary -- Appendix A3: Counters, Shift Registers, Input, and Output with an FSM -- A4.1 Introduction -- A4.2 The Single-Pulse/Multiple-Pulse Generator with Memory FSM -- A4.3 The Memory Tester FSM Revisited -- A4.4 Summary -- Appendix A5: Programming a Finite State Machine -- A5.1 Introduction -- A5.2 The Parallel Loading Counter -- A5.3 The Multiplexer -- A5.4 The Micro Instruction -- A5.5 The Memory -- A5.6 The Instruction Set -- A5.7 Simple Example: Single-Pulse FSM -- A5.8 The Final Example. A5.9 The Program Code -- A5.10 Returning Unused States Via Other Transition Paths -- A5.11 Summary -- Appendix A6: The Rotational Detector Using Logisim Simulator with Sub-Circuits -- A6.1 Using the Two-State Diagram Arrangement -- Bibliography -- Index -- EULA. |
Record Nr. | UNINA-9910555070703321 |
Minns Peter D. | ||
Hoboken, NJ : , : John Wiley & Sons, Inc., , 2021 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|
Digital system design using FSMs : a practical learning approach / / Peter D. Minns |
Autore | Minns Peter D. |
Pubbl/distr/stampa | Hoboken, NJ : , : John Wiley & Sons, Inc., , 2021 |
Descrizione fisica | 1 online resource (340 pages) |
Disciplina | 621.381 |
Soggetto topico |
Digital electronics
Sequential machine theory |
ISBN |
1-119-78272-4
1-119-78271-6 1-119-78273-2 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto |
Cover -- Title Page -- Copyright Page -- Contents -- Preface -- Acknowledgements -- About the Companion Website -- Guide to Supplementary Resources -- Chapter 1 Introduction to Finite State Machines -- 1.1 Some Notes on Style -- Chapter 2 Using FSMs to Control External Devices -- 2.1 Introduction -- Chapter 3 Introduction to FSM Synthesis -- 3.1 Introduction -- 3.2 Tutorials Covering Chapters 1, 2, and 3 -- 3.2.1 Binary data serial transmitter FSM -- 3.2.2 The high low FSM system -- 3.2.3 The clocked watchdog timer FSM -- 3.2.4 The asynchronous receiver system clocked FSM -- Chapter 4 Asynchronous FSM Methods -- 4.1 Introduction to Asynchronous FSM -- 4.2 Summary -- 4.3 Tutorials -- 4.3.1 FSM motor with fault detection -- 4.3.2 The mower in four and two states -- Chapter 5 Clocked One Hot Method of FSM Design -- 5.1 Introduction -- 5.2 Tutorials on the Clocked one Hot FSM Method -- 5.2.1 Seven-state system clocked one hot method -- 5.2.2 Memory tester FSM -- 5.2.3 Eight-bit sequence detector FSM -- Chapter 6 Further Event-Driven FSM Design -- 6.1 Introduction -- 6.2 Conclusions -- Chapter 7 Petri Net FSM Design -- 7.1 Introduction -- 7.2 Tutorials Using Petri Net FSM -- 7.2.1 Controlled shared resource Petri nets -- 7.2.2 Serial clock-driven Petri net FSM -- 7.2.3 Using asynchronous (event-driven) design with Petri nets -- 7.3 Conclusions -- Appendix A1: Boolean Algebra -- A1.1 Basic Gate Symbols -- A1.2 The Exclusive OR and Exclusive NOR -- A1.3 Laws of Boolean Algebra -- A1.3.1 Basic OR rules -- A1.3.2 Basic AND rules -- A1.3.3 Associative and commutative laws -- A1.3.4 Distributive laws -- A1.3.5 Auxiliary rule for static 1 hazard removal -- A1.3.6 Consensus theorem -- A1.3.7 The effect of signal delay in logic gates -- A1.3.8 De-Morgan's theorem -- A1.4 Examples of Applying the Laws of Boolean Algebra -- A1.4.1 Converting AND-OR to NAND.
A1.4.2 Converting AND-OR to NOR -- A1.4.3 Logical adjacency rule -- A1.5 Summary -- Appendix A2: Use of Verilog HDL and Logisim to FSM -- A2.1 The Single-Pulse Generator with Memory Clock-Driven FSM -- A2.2 Test Bench Module and its Purpose -- A2.3 Using Synapticad Software -- A2.4 More Direct Method -- A2.5 A Very Simple Guide to Using the Logisim Simulator -- A2.5.1 The Logisim top level menu items -- A2.6 Using Flip-Flops in a Circuit -- A2.7 Example Single-Pulse FSM -- A2.8 How to Use the Simulator to Simulate the Single-Pulse FSM -- A2.8.1 Using Logisim with the truth table approach -- A2.9 Using Logisim with the Truth Table Approach -- A2.9.1 Useful note -- A2.10 Summary -- Appendix A3: Counters, Shift Registers, Input, and Output with an FSM -- A3.1 Basic Down Synchronous Binary Counter Development -- A3.2 Example of a Four-Bit Synchronous Up Counter with T Type Flip-Flops -- A3.3 Parallel Loading Counters - Using T Flip-Flops -- A3.4 Using D Flip-Flops To Build Parallel Loading Counters -- A3.5 Simple Binary Up Counter with Parallel Inputs -- A3.6 Clock Circuit to Drive the Counter (and FSM) -- A3.7 Counter Design Using Don't Care States -- A3.8 Shift Registers -- A3.9 Dealing with Input and Output Signals Using FSM -- A3.10 Using Logisim to Work with Larger FSM Systems -- A3.10.1 The equations -- A3.11 Summary -- Appendix A3: Counters, Shift Registers, Input, and Output with an FSM -- A4.1 Introduction -- A4.2 The Single-Pulse/Multiple-Pulse Generator with Memory FSM -- A4.3 The Memory Tester FSM Revisited -- A4.4 Summary -- Appendix A5: Programming a Finite State Machine -- A5.1 Introduction -- A5.2 The Parallel Loading Counter -- A5.3 The Multiplexer -- A5.4 The Micro Instruction -- A5.5 The Memory -- A5.6 The Instruction Set -- A5.7 Simple Example: Single-Pulse FSM -- A5.8 The Final Example. A5.9 The Program Code -- A5.10 Returning Unused States Via Other Transition Paths -- A5.11 Summary -- Appendix A6: The Rotational Detector Using Logisim Simulator with Sub-Circuits -- A6.1 Using the Two-State Diagram Arrangement -- Bibliography -- Index -- EULA. |
Record Nr. | UNINA-9910830781803321 |
Minns Peter D. | ||
Hoboken, NJ : , : John Wiley & Sons, Inc., , 2021 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|
Digital systems : principles and applications / / Neal S. Widmer, Gregory L. Moss, Ronald J. Tocci |
Autore | Widmer Neal S. |
Edizione | [Twelfth edition, Global edition.] |
Pubbl/distr/stampa | Harlow, England : , : Pearson, , [2018] |
Descrizione fisica | 1 online resource (1,024 pages) : illustrations (some color) |
Disciplina | 621.381 |
Soggetto topico | Digital electronics |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Record Nr. | UNINA-9910165024903321 |
Widmer Neal S. | ||
Harlow, England : , : Pearson, , [2018] | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|
Digital Systems Design: Architectures, Methods and Tools: Proceedings, Euromicro Symposium on Digital Systmes Design (2001: Warsaw, Poland) |
Pubbl/distr/stampa | [Place of publication not identified], : IEEE Computer Society Press, 2001 |
Descrizione fisica | 1 online resource (xii, 476 pages) : illustrations |
Disciplina | 621.39 |
Soggetto topico | Digital electronics |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Record Nr. | UNISA-996201418103316 |
[Place of publication not identified], : IEEE Computer Society Press, 2001 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. di Salerno | ||
|
Digital Systems Design: Architectures, Methods and Tools: Proceedings, Euromicro Symposium on Digital Systmes Design (2001: Warsaw, Poland) |
Pubbl/distr/stampa | [Place of publication not identified], : IEEE Computer Society Press, 2001 |
Descrizione fisica | 1 online resource (xii, 476 pages) : illustrations |
Disciplina | 621.39 |
Soggetto topico | Digital electronics |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Record Nr. | UNINA-9910872839003321 |
[Place of publication not identified], : IEEE Computer Society Press, 2001 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|