Vai al contenuto principale della pagina

Automated Technology for Verification and Analysis : 15th International Symposium, ATVA 2017, Pune, India, October 3–6, 2017, Proceedings / / edited by Deepak D'Souza, K. Narayan Kumar



(Visualizza in formato marc)    (Visualizza in BIBFRAME)

Titolo: Automated Technology for Verification and Analysis : 15th International Symposium, ATVA 2017, Pune, India, October 3–6, 2017, Proceedings / / edited by Deepak D'Souza, K. Narayan Kumar Visualizza cluster
Pubblicazione: Cham : , : Springer International Publishing : , : Imprint : Springer, , 2017
Edizione: 1st ed. 2017.
Descrizione fisica: 1 online resource (XIX, 482 p. 106 illus.)
Disciplina: 004.015113
Soggetto topico: Software engineering
Programming languages (Electronic computers)
Computer organization
Computers
Artificial intelligence
Software Engineering
Programming Languages, Compilers, Interpreters
Computer Systems Organization and Communication Networks
Computing Milieux
Theory of Computation
Artificial Intelligence
Persona (resp. second.): D'SouzaDeepak
Narayan KumarK
Nota di contenuto: Invited Talk: Proving Absence of Starvation by Means of Abstract Interpretation and Model-checking -- Program Analysis -- Precise Null Pointer Analysis Through Global Value Numbering -- May-Happen-in-Parallel Analysis with Returned Futures -- JTDec: A Tool for Tree Decompositions in Soot -- Fixing the State Budget: Approximation of Regular Languages with Small DFAs -- An Equivalence Checking Framework for Array-Intensive Programs.-Loop Quasi-Invariant Chunk Detection -- SamaTulyata: An Efficient Path Based Equivalence Checking Tool -- Model Checking and Temporal Logics -- Tests and Refutation -- The Density of Linear-time Properties -- HyLeak: Hybrid Analysis Tool for Information Leakage -- Compositional Safety Refutation Techniques -- Gradient-based variable ordering of Decision Diagrams for systems with structural units -- Model Checking of C and C++ with DIVINE 4 (Tool Paper) -- Dealing with priorities and locks for concurrent programs -- Knowledge transfer and information leakage in protocols -- Concurrent Program Verification With Invariant-guided Underapproximation -- Neural Networks -- Maximum Resilience of Artificial Neural Networks -- Formal Verification of Piece-Wise Linear Feed-Forward Neural Networks -- Learning and Invariant Synthesis -- Liquid Types for Array Invariant Synthesis -- Lifting CDCL to Template-based Abstract Domains for Program Verification -- Synthesizing invariants by solving solvable loops -- Requirements and Specifications Exploiting Partial Knowledge for Efficient Model Analysis -- A Language-theoretic View on Network Protocols -- Probabilistic Systems Efficient Strategy Iteration for Mean Payoff in Markov Decision Processes -- Finding Polynomial Loop Invariants for Probabilistic Programs -- Synthesis of Optimal Resilient Control Strategies -- Hybrid Systems and Control -- ForFET: A Formal Feature Evaluation Tool for Hybrid Systems -- Attacking the V: On the Resiliency of Adaptive-Horizon MPC -- The Reach-Avoid Problem for Constant-Rate Multi-Mode Systems.
Sommario/riassunto: This book constitutes the refereed proceedings of the 15th International Symposium on Automated Technology for Verification and Analysis, ATVA 2017, held in Pune, India, in October 2017. The 22 full and 7 short papers presented in this volume were carefully reviewed and selected from 78 submissions. The book also contains one invited talk in full-paper length. The contributions are organized in topical sections named: program analysis; model checking and temporal logics; neural networks; learning and invariant synthesis; and hybrid systems and control.
Titolo autorizzato: Automated Technology for Verification and Analysis  Visualizza cluster
ISBN: 3-319-68167-2
Formato: Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione: Inglese
Record Nr.: 9910483596703321
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Serie: Programming and Software Engineering ; ; 10482