Vai al contenuto principale della pagina
| Author: |
Roy U
|
| Title: |
Tolerance synthesis scheme / / U. Roy; N. Parmanik; H. Wang; R. Sudarsan; R. D. Sriram; K. W. Lyons
|
| Publisher: | Gaithersburg, MD : , : U.S. Dept. of Commerce, National Institute of Standards and Technology, , 2003 |
| Physical description: | 1 online resource |
| Other authors: |
LyonsK. W
PramanikN
RoyU
SriramR. D
SudarsanR
WangH
|
| General notes: | 2003. |
| Contributed record: Metadata reviewed, not verified. Some fields updated by batch processes. | |
| Title from PDF title page. | |
| Bibliography note: | Includes bibliographical references. |
| Preferred title for the work: | Tolerance synthesis scheme ![]() |
| Format: | Language material |
| Bibliographic level | Monograph |
| Language: | English |
| Record Nr.: | 9910710770803321 |
| You will find it: | Univ. Federico II |
| Opac: | Check copies here |