Info
- Utilizzare la checkbox di selezione a fianco di ciascun documento per attivare le funzionalità di stampa, invio email, download nei formati disponibili del (i) record.
Power-aware computer systems : 4th International Workshop, PACS 2004, Portland, OR, USA, December 5, 2004 : revised selected papers / / Babak Falsafi, T.N. Vijaykumar (eds.)
| Power-aware computer systems : 4th International Workshop, PACS 2004, Portland, OR, USA, December 5, 2004 : revised selected papers / / Babak Falsafi, T.N. Vijaykumar (eds.) |
| Edizione | [1st ed. 2005.] |
| Pubbl/distr/stampa | Berlin ; ; New York, : Springer, c2005 |
| Descrizione fisica | 1 online resource (X, 181 p.) |
| Disciplina | 621.3916 |
| Altri autori (Persone) |
FalsafiBabak
VijaykumarT. N. <1967-> |
| Collana | Lecture notes in computer science |
| Soggetto topico |
Portable computers - Power supply
Electronic digital computers - Power supply Electric batteries Energy conservation Low voltage integrated circuits - Design and construction |
| ISBN | 3-540-31485-7 |
| Formato | Materiale a stampa  |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Microarchitecture- and Circuit-Level Techniques -- An Optimized Front-End Physical Register File with Banking and Writeback Filtering -- Reducing Delay and Power Consumption of the Wakeup Logic Through Instruction Packing and Tag Memoization -- Bit-Sliced Datapath for Energy-Efficient High Performance Microprocessors -- Low-Overhead Core Swapping for Thermal Management -- Power-Aware Memory and Interconnect Systems -- Software–Hardware Cooperative Power Management for Main Memory -- Energy-Aware Data Prefetching for General-Purpose Programs -- Bus Power Estimation and Power-Efficient Bus Arbitration for System-on-a-Chip Embedded Systems -- Context-Independent Codes for Off-Chip Interconnects -- Frequency-/Voltage-Scaling Techniques -- Dynamic Processor Throttling for Power Efficient Computations -- Effective Dynamic Voltage Scaling Through CPU-Boundedness Detection -- Safe Overprovisioning: Using Power Limits to Increase Aggregate Throughput -- Power Consumption Breakdown on a Modern Laptop -- Erratum -- Erratum. |
| Record Nr. | UNINA-9910484166103321 |
| Berlin ; ; New York, : Springer, c2005 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Power-aware computer systems : Third International Workshop, PACS 2003, San Diego, CA, USA, December 1, 2003 : revised papers / / Babak Falsafi, T.N. Vijaykumar (eds.)
| Power-aware computer systems : Third International Workshop, PACS 2003, San Diego, CA, USA, December 1, 2003 : revised papers / / Babak Falsafi, T.N. Vijaykumar (eds.) |
| Edizione | [1st ed. 2005.] |
| Pubbl/distr/stampa | Berlin ; ; New York, : Springer, c2004 |
| Descrizione fisica | 1 online resource (X, 215 p.) |
| Disciplina | 621.3916 |
| Altri autori (Persone) |
FalsafiBabak
VijaykumarT. N. <1967-> |
| Collana | Lecture notes in computer science |
| Soggetto topico |
Portable computers - Power supply
Electronic digital computers - Power supply Electric batteries Energy conservation Low voltage integrated circuits - Design and construction |
| ISBN | 3-540-28641-1 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Compilers -- Runtime Biased Pointer Reuse Analysis and Its Application to Energy Efficiency -- Inter-program Compilation for Disk Energy Reduction -- Embedded Systems -- Energy Consumption in Mobile Devices: Why Future Systems Need Requirements–Aware Energy Scale-Down -- Efficient Scratchpad Allocation Algorithms for Energy Constrained Embedded Systems -- Online Prediction of Battery Lifetime for Embedded and Mobile Devices -- Synchroscalar: Initial Lessons in Power-Aware Design of a Tile-Based Embedded Architecture -- Heterogeneous Wireless Network Management -- Microarchitectural Techniques -- “Look It Up” or “Do the Math”: An Energy, Area, and Timing Analysis of Instruction Reuse and Memoization -- CPU Packing for Multiprocessor Power Reduction -- Exploring the Potential of Architecture-Level Power Optimizations -- Coupled Power and Thermal Simulation with Active Cooling -- Cache and Memory Systems -- The Synergy Between Power-Aware Memory Systems and Processor Voltage Scaling -- Hot-and-Cold: Using Criticality in the Design of Energy-Efficient Caches -- PARROT: Power Awareness Through Selective Dynamically Optimized Traces. |
| Altri titoli varianti | PACS 2003 |
| Record Nr. | UNINA-9910483432003321 |
| Berlin ; ; New York, : Springer, c2004 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
