top

  Info

  • Utilizzare la checkbox di selezione a fianco di ciascun documento per attivare le funzionalità di stampa, invio email, download nei formati disponibili del (i) record.

  Info

  • Utilizzare questo link per rimuovere la selezione effettuata.
Proceedings : ... IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
Proceedings : ... IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
Pubbl/distr/stampa Los Alamitos, California : , : CPS, Conference Publishing Services, IEEE Computer Society, , [2011]-
Disciplina 621
Soggetto topico Integrated circuits - Very large scale integration - Design and construction
Integrated circuits - Fault tolerance
Nanotechnology
Circuits intégrés - Tolérance aux fautes
Nanotechnologie
Soggetto genere / forma Conference papers and proceedings.
Formato Materiale a stampa
Livello bibliografico Periodico
Lingua di pubblicazione eng
Altri titoli varianti .. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
DFT ..
Proceedings of the ... IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
Proceedings of the ... IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)
DFTS
Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ... IEEE International Symposium on
Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS) ... IEEE International Symposium on
Record Nr. UNISA-996564470003316
Los Alamitos, California : , : CPS, Conference Publishing Services, IEEE Computer Society, , [2011]-
Materiale a stampa
Lo trovi qui: Univ. di Salerno
Opac: Controlla la disponibilità qui
Proceedings : ... IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
Proceedings : ... IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
Pubbl/distr/stampa Los Alamitos, California : , : CPS, Conference Publishing Services, IEEE Computer Society, , [2011]-
Disciplina 621
Soggetto topico Integrated circuits - Very large scale integration - Design and construction
Integrated circuits - Fault tolerance
Nanotechnology
Circuits intégrés - Tolérance aux fautes
Nanotechnologie
Soggetto genere / forma Conference papers and proceedings.
Formato Materiale a stampa
Livello bibliografico Periodico
Lingua di pubblicazione eng
Altri titoli varianti .. IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
DFT ..
Proceedings of the ... IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT)
Proceedings of the ... IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS)
DFTS
Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) ... IEEE International Symposium on
Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS) ... IEEE International Symposium on
Record Nr. UNINA-9910874563003321
Los Alamitos, California : , : CPS, Conference Publishing Services, IEEE Computer Society, , [2011]-
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui