Computer Safety, Reliability, and Security [[electronic resource] ] : 28th International Conference, SAFECOMP 2009, Hamburg, Germany, September 15-18, 2009. Proceedings / / edited by Bettina Buth, Gerd Rabe, Till Seyfarth |
Edizione | [1st ed. 2009.] |
Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 |
Descrizione fisica | 1 online resource (XI, 343 p.) |
Disciplina | 004n/a |
Collana | Programming and Software Engineering |
Soggetto topico |
Computer security
Computer communication systems Software engineering Computers Special purpose computers Systems and Data Security Computer Communication Networks Software Engineering/Programming and Operating Systems Information Systems and Communication Service Software Engineering Special Purpose and Application-Based Systems |
Soggetto genere / forma |
Hamburg (2009)
Kongress. |
ISBN | 3-642-04468-9 |
Classificazione |
DAT 050f
DAT 260f DAT 343f DAT 460f SS 4800 |
Formato | Materiale a stampa ![]() |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Invited Talks -- A Domain-Specific Framework for Automated Construction and Verification of Railway Control Systems -- Medical Systems -- Model-Based Development of Medical Devices -- Why Are People’s Decisions Sometimes Worse with Computer Support? -- Industrial Experience -- Safety-Related Application Conditions – A Balance between Safety Relevance and Handicaps for Applications -- Probability of Failure on Demand – The Why and the How -- Establishing the Correlation between Complexity and a Reliability Metric for Software Digital I&C-Systems -- Security Risk Analysis -- Exploring Network Security in PROFIsafe -- Modelling Critical Infrastructures in Presence of Lack of Data with Simulated Annealing – Like Algorithms -- Environment Characterization and System Modeling Approach for the Quantitative Evaluation of Security -- Safety Guidelines -- Experiences with the Certification of a Generic Functional Safety Management Structure According to IEC 61508 -- Analysing Dependability Case Arguments Using Quality Models -- Experience with Establishment of Reusable and Certifiable Safety Lifecycle Model within ABB -- Automotive -- Automotive IT-Security as a Challenge: Basic Attacks from the Black Box Perspective on the Example of Privacy Threats -- Safety Requirements for a Cooperative Traffic Management System: The Human Interface Perspective -- Aerospace -- The COMPASS Approach: Correctness, Modelling and Performability of Aerospace Systems -- Formal Verification of a Microkernel Used in Dependable Software Systems -- Issues in Tool Qualification for Safety-Critical Hardware: What Formal Approaches Can and Cannot Do -- Verification, Validation, Test -- Probabilistic Failure Propagation and Transformation Analysis -- Towards Model-Based Automatic Testing of Attack Scenarios -- CRIOP: A Human Factors Verification and Validation Methodology That Works in an Industrial Setting -- Fault Tolerance -- Reliability Analysis for the Advanced Electric Power Grid: From Cyber Control and Communication to Physical Manifestations of Failure -- Increasing the Reliability of High Redundancy Actuators by Using Elements in Series and Parallel -- AN-Encoding Compiler: Building Safety-Critical Systems with Commodity Hardware -- Dependability -- Component-Based Abstraction in Fault Tree Analysis -- A Foundation for Requirements Analysis of Dependable Software -- Establishing a Framework for Dynamic Risk Management in ‘Intelligent’ Aero-Engine Control. |
Record Nr. | UNISA-996465672203316 |
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 | ||
![]() | ||
Lo trovi qui: Univ. di Salerno | ||
|
Computer Safety, Reliability, and Security [[electronic resource] ] : 28th International Conference, SAFECOMP 2009, Hamburg, Germany, September 15-18, 2009. Proceedings / / edited by Bettina Buth, Gerd Rabe, Till Seyfarth |
Edizione | [1st ed. 2009.] |
Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 |
Descrizione fisica | 1 online resource (XI, 343 p.) |
Disciplina | 004n/a |
Collana | Programming and Software Engineering |
Soggetto topico |
Computer security
Computer communication systems Software engineering Computers Special purpose computers Systems and Data Security Computer Communication Networks Software Engineering/Programming and Operating Systems Information Systems and Communication Service Software Engineering Special Purpose and Application-Based Systems |
Soggetto genere / forma |
Hamburg (2009)
Kongress. |
ISBN | 3-642-04468-9 |
Classificazione |
DAT 050f
DAT 260f DAT 343f DAT 460f SS 4800 |
Formato | Materiale a stampa ![]() |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Invited Talks -- A Domain-Specific Framework for Automated Construction and Verification of Railway Control Systems -- Medical Systems -- Model-Based Development of Medical Devices -- Why Are People’s Decisions Sometimes Worse with Computer Support? -- Industrial Experience -- Safety-Related Application Conditions – A Balance between Safety Relevance and Handicaps for Applications -- Probability of Failure on Demand – The Why and the How -- Establishing the Correlation between Complexity and a Reliability Metric for Software Digital I&C-Systems -- Security Risk Analysis -- Exploring Network Security in PROFIsafe -- Modelling Critical Infrastructures in Presence of Lack of Data with Simulated Annealing – Like Algorithms -- Environment Characterization and System Modeling Approach for the Quantitative Evaluation of Security -- Safety Guidelines -- Experiences with the Certification of a Generic Functional Safety Management Structure According to IEC 61508 -- Analysing Dependability Case Arguments Using Quality Models -- Experience with Establishment of Reusable and Certifiable Safety Lifecycle Model within ABB -- Automotive -- Automotive IT-Security as a Challenge: Basic Attacks from the Black Box Perspective on the Example of Privacy Threats -- Safety Requirements for a Cooperative Traffic Management System: The Human Interface Perspective -- Aerospace -- The COMPASS Approach: Correctness, Modelling and Performability of Aerospace Systems -- Formal Verification of a Microkernel Used in Dependable Software Systems -- Issues in Tool Qualification for Safety-Critical Hardware: What Formal Approaches Can and Cannot Do -- Verification, Validation, Test -- Probabilistic Failure Propagation and Transformation Analysis -- Towards Model-Based Automatic Testing of Attack Scenarios -- CRIOP: A Human Factors Verification and Validation Methodology That Works in an Industrial Setting -- Fault Tolerance -- Reliability Analysis for the Advanced Electric Power Grid: From Cyber Control and Communication to Physical Manifestations of Failure -- Increasing the Reliability of High Redundancy Actuators by Using Elements in Series and Parallel -- AN-Encoding Compiler: Building Safety-Critical Systems with Commodity Hardware -- Dependability -- Component-Based Abstraction in Fault Tree Analysis -- A Foundation for Requirements Analysis of Dependable Software -- Establishing a Framework for Dynamic Risk Management in ‘Intelligent’ Aero-Engine Control. |
Record Nr. | UNINA-9910484216803321 |
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 | ||
![]() | ||
Lo trovi qui: Univ. Federico II | ||
|
Cryptographic Hardware and Embedded Systems - CHES 2009 [[electronic resource] ] : 11th International Workshop Lausanne, Switzerland, September 6-9, 2009 Proceedings / / edited by Christophe Clavier, Kris Gaj |
Edizione | [1st ed. 2009.] |
Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 |
Descrizione fisica | 1 online resource (XVI, 472 p.) |
Disciplina | 005.8/2 |
Collana | Security and Cryptology |
Soggetto topico |
Data encryption (Computer science)
Coding theory Information theory Data structures (Computer science) Computer security Algorithms Computer science—Mathematics Cryptology Coding and Information Theory Data Structures and Information Theory Systems and Data Security Algorithm Analysis and Problem Complexity Symbolic and Algebraic Manipulation |
Soggetto genere / forma |
Kongress.
Lausanne (2009) |
ISBN | 3-642-04138-8 |
Classificazione |
DAT 130f
DAT 260f DAT 465f SS 4800 |
Formato | Materiale a stampa ![]() |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Software Implementations -- Faster and Timing-Attack Resistant AES-GCM -- Accelerating AES with Vector Permute Instructions -- SSE Implementation of Multivariate PKCs on Modern x86 CPUs -- MicroEliece: McEliece for Embedded Devices -- Invited Talk 1 -- Physical Unclonable Functions and Secure Processors -- Side Channel Analysis of Secret Key Cryptosystems -- Practical Electromagnetic Template Attack on HMAC -- First-Order Side-Channel Attacks on the Permutation Tables Countermeasure -- Algebraic Side-Channel Attacks on the AES: Why Time also Matters in DPA -- Differential Cluster Analysis -- Side Channel Analysis of Public Key Cryptosystems -- Known–Plaintext–Only Attack on RSA–CRT with Montgomery Multiplication -- A New Side-Channel Attack on RSA Prime Generation -- Side Channel and Fault Analysis Countermeasures -- An Efficient Method for Random Delay Generation in Embedded Software -- Higher-Order Masking and Shuffling for Software Implementations of Block Ciphers -- A Design Methodology for a DPA-Resistant Cryptographic LSI with RSL Techniques -- A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions -- Invited Talk 2 -- Crypto Engineering: Some History and Some Case Studies -- Pairing-Based Cryptography -- Hardware Accelerator for the Tate Pairing in Characteristic Three Based on Karatsuba-Ofman Multipliers -- Faster -Arithmetic for Cryptographic Pairings on Barreto-Naehrig Curves -- Designing an ASIP for Cryptographic Pairings over Barreto-Naehrig Curves -- New Ciphers and Efficient Implementations -- KATAN and KTANTAN — A Family of Small and Efficient Hardware-Oriented Block Ciphers -- Programmable and Parallel ECC Coprocessor Architecture: Tradeoffs between Area, Speed and Security -- Elliptic Curve Scalar Multiplication Combining Yao’s Algorithm and Double Bases -- TRNGs and Device Identification -- The Frequency Injection Attack on Ring-Oscillator-Based True Random Number Generators -- Low-Overhead Implementation of a Soft Decision Helper Data Algorithm for SRAM PUFs -- CDs Have Fingerprints Too -- Invited Talk 3 -- The State-of-the-Art in IC Reverse Engineering -- Hot Topic Session: Hardware Trojans and Trusted ICs -- Trojan Side-Channels: Lightweight Hardware Trojans through Side-Channel Engineering -- MERO: A Statistical Approach for Hardware Trojan Detection -- Theoretical Aspects -- On Tamper-Resistance from a Theoretical Viewpoint -- Mutual Information Analysis: How, When and Why? -- Fault Analysis -- Fault Attacks on RSA Signatures with Partially Unknown Messages -- Differential Fault Analysis on DES Middle Rounds. |
Record Nr. | UNISA-996465530903316 |
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 | ||
![]() | ||
Lo trovi qui: Univ. di Salerno | ||
|
Cryptographic Hardware and Embedded Systems - CHES 2009 [[electronic resource] ] : 11th International Workshop Lausanne, Switzerland, September 6-9, 2009 Proceedings / / edited by Christophe Clavier, Kris Gaj |
Edizione | [1st ed. 2009.] |
Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 |
Descrizione fisica | 1 online resource (XVI, 472 p.) |
Disciplina | 005.8/2 |
Collana | Security and Cryptology |
Soggetto topico |
Data encryption (Computer science)
Coding theory Information theory Data structures (Computer science) Computer security Algorithms Computer science—Mathematics Cryptology Coding and Information Theory Data Structures and Information Theory Systems and Data Security Algorithm Analysis and Problem Complexity Symbolic and Algebraic Manipulation |
Soggetto genere / forma |
Kongress.
Lausanne (2009) |
ISBN | 3-642-04138-8 |
Classificazione |
DAT 130f
DAT 260f DAT 465f SS 4800 |
Formato | Materiale a stampa ![]() |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Software Implementations -- Faster and Timing-Attack Resistant AES-GCM -- Accelerating AES with Vector Permute Instructions -- SSE Implementation of Multivariate PKCs on Modern x86 CPUs -- MicroEliece: McEliece for Embedded Devices -- Invited Talk 1 -- Physical Unclonable Functions and Secure Processors -- Side Channel Analysis of Secret Key Cryptosystems -- Practical Electromagnetic Template Attack on HMAC -- First-Order Side-Channel Attacks on the Permutation Tables Countermeasure -- Algebraic Side-Channel Attacks on the AES: Why Time also Matters in DPA -- Differential Cluster Analysis -- Side Channel Analysis of Public Key Cryptosystems -- Known–Plaintext–Only Attack on RSA–CRT with Montgomery Multiplication -- A New Side-Channel Attack on RSA Prime Generation -- Side Channel and Fault Analysis Countermeasures -- An Efficient Method for Random Delay Generation in Embedded Software -- Higher-Order Masking and Shuffling for Software Implementations of Block Ciphers -- A Design Methodology for a DPA-Resistant Cryptographic LSI with RSL Techniques -- A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions -- Invited Talk 2 -- Crypto Engineering: Some History and Some Case Studies -- Pairing-Based Cryptography -- Hardware Accelerator for the Tate Pairing in Characteristic Three Based on Karatsuba-Ofman Multipliers -- Faster -Arithmetic for Cryptographic Pairings on Barreto-Naehrig Curves -- Designing an ASIP for Cryptographic Pairings over Barreto-Naehrig Curves -- New Ciphers and Efficient Implementations -- KATAN and KTANTAN — A Family of Small and Efficient Hardware-Oriented Block Ciphers -- Programmable and Parallel ECC Coprocessor Architecture: Tradeoffs between Area, Speed and Security -- Elliptic Curve Scalar Multiplication Combining Yao’s Algorithm and Double Bases -- TRNGs and Device Identification -- The Frequency Injection Attack on Ring-Oscillator-Based True Random Number Generators -- Low-Overhead Implementation of a Soft Decision Helper Data Algorithm for SRAM PUFs -- CDs Have Fingerprints Too -- Invited Talk 3 -- The State-of-the-Art in IC Reverse Engineering -- Hot Topic Session: Hardware Trojans and Trusted ICs -- Trojan Side-Channels: Lightweight Hardware Trojans through Side-Channel Engineering -- MERO: A Statistical Approach for Hardware Trojan Detection -- Theoretical Aspects -- On Tamper-Resistance from a Theoretical Viewpoint -- Mutual Information Analysis: How, When and Why? -- Fault Analysis -- Fault Attacks on RSA Signatures with Partially Unknown Messages -- Differential Fault Analysis on DES Middle Rounds. |
Record Nr. | UNINA-9910482972503321 |
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 | ||
![]() | ||
Lo trovi qui: Univ. Federico II | ||
|
Embedded Computer Systems: Architectures, Modeling, and Simulation [[electronic resource] ] : 7th International Workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007, Proceedings / / edited by Stamatis Vassiliadis, Mladen Berekovic, Timo D. Hämäläinen |
Edizione | [1st ed. 2007.] |
Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2007 |
Descrizione fisica | 1 online resource (XVII, 470 p.) |
Disciplina | 004.22 |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer science
Computers Microprocessors Computer architecture Computer networks Electronic digital computers—Evaluation Computer systems Theory of Computation Computer Hardware Processor Architectures Computer Communication Networks System Performance and Evaluation Computer System Implementation |
ISBN | 3-540-73625-5 |
Classificazione |
DAT 260f
SS 4800 |
Formato | Materiale a stampa ![]() |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Keynotes -- Software Is the Answer But What Is the Question? -- Integrating VLIW Processors with a Network on Chip -- System Modeling and Simulation -- Communication Architecture Simulation on the Virtual Synchronization Framework -- A Model-Driven Automatically-Retargetable Debug Tool for Embedded Systems -- Performance Evaluation of Memory Management Configurations in Linux for an OS-Level Design Space Exploration -- SC2SCFL: Automated SystemC to Translation -- VLSI Architectures -- Model and Validation of Block Cleaning Cost for Flash Memory -- VLSI Architecture for MRF Based Stereo Matching -- Low-Power Twiddle Factor Unit for FFT Computation -- Trade-Offs Between Voltage Scaling and Processor Shutdown for Low-Energy Embedded Multiprocessors -- Scheduling & Programming Models -- An Automatically-Retargetable Time-Constraint-Driven Instruction Scheduler for Post-compiling Optimization of Embedded Code -- Improving TriMedia Cache Performance by Profile Guided Code Reordering -- A Streaming Machine Description and Programming Model -- Multi-processor Architectures -- Mapping and Performance Evaluation for Heterogeneous MP-SoCs Via Packing -- Strategies for Compiling ?TC to Novel Chip Multiprocessors -- Image Quantisation on a Massively Parallel Embedded Processor -- Stream Image Processing on a Dual-Core Embedded System -- Reconfigurable Architectures -- MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing -- FPGA Design Methodology for a Wavelet-Based Scalable Video Decoder -- Evaluating Large System-on-Chip on Multi-FPGA Platform -- Design Space Exploration -- Efficiency Measures for Multimedia SOCs -- On-Chip Bus Modeling for Power and Performance Estimation -- A Framework Introducing Model Reversibility in SoC Design Space Exploration -- Towards Multi-application Workload Modeling in Sesame for System-Level Design Space Exploration -- Processor Components -- Resource Conflict Detection in Simulation of Function Unit Pipelines -- A Modular Coprocessor Architecture for Embedded Real-Time Image and Video Signal Processing -- High-Bandwidth Address Generation Unit -- An IP Core for Embedded Java Systems -- Embedded Processors -- Parallel Memory Architecture for TTA Processor -- A Linear Complexity Algorithm for the Generation of Multiple Input Single Output Instructions of Variable Size -- Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction -- A Study of Energy Saving in Customizable Processors -- SoC for SDR -- Trends in Low Power Handset Software Defined Radio -- Design of a Low Power Pre-synchronization ASIP for Multimode SDR Terminals -- Area Efficient Fully Programmable Baseband Processors -- The Next Generation Challenge for Software Defined Radio -- Design Methodology for Software Radio Systems -- Power Efficient Co-simulation Framework for a Wireless Application Using Platform Based SoC -- A Comparative Study of Different FFT Architectures for Software Defined Radio -- Wireless Sensors -- Design of 100 ?W Wireless Sensor Nodes on Energy Scavengers for Biomedical Monitoring -- Tool-Aided Design and Implementation of Indoor Surveillance Wireless Sensor Network -- System Architecture Modeling of an UWB Receiver for Wireless Sensor Network -- An Embedded Platform with Duty-Cycled Radio and Processing Subsystems for Wireless Sensor Networks -- SensorOS: A New Operating System for Time Critical WSN Applications -- Review of Hardware Architectures for Advanced Encryption Standard Implementations Considering Wireless Sensor Networks -- k ?+? Neigh: An Energy Efficient Topology Control for Wireless Sensor Networks. |
Record Nr. | UNISA-996466103503316 |
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2007 | ||
![]() | ||
Lo trovi qui: Univ. di Salerno | ||
|
Embedded Computer Systems: Architectures, Modeling, and Simulation [[electronic resource] ] : 7th International Workshop, SAMOS 2007, Samos, Greece, July 16-19, 2007, Proceedings / / edited by Stamatis Vassiliadis, Mladen Berekovic, Timo D. Hämäläinen |
Edizione | [1st ed. 2007.] |
Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2007 |
Descrizione fisica | 1 online resource (XVII, 470 p.) |
Disciplina | 004.22 |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer science
Computers Microprocessors Computer architecture Computer networks Electronic digital computers—Evaluation Computer systems Theory of Computation Computer Hardware Processor Architectures Computer Communication Networks System Performance and Evaluation Computer System Implementation |
ISBN | 3-540-73625-5 |
Classificazione |
DAT 260f
SS 4800 |
Formato | Materiale a stampa ![]() |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Keynotes -- Software Is the Answer But What Is the Question? -- Integrating VLIW Processors with a Network on Chip -- System Modeling and Simulation -- Communication Architecture Simulation on the Virtual Synchronization Framework -- A Model-Driven Automatically-Retargetable Debug Tool for Embedded Systems -- Performance Evaluation of Memory Management Configurations in Linux for an OS-Level Design Space Exploration -- SC2SCFL: Automated SystemC to Translation -- VLSI Architectures -- Model and Validation of Block Cleaning Cost for Flash Memory -- VLSI Architecture for MRF Based Stereo Matching -- Low-Power Twiddle Factor Unit for FFT Computation -- Trade-Offs Between Voltage Scaling and Processor Shutdown for Low-Energy Embedded Multiprocessors -- Scheduling & Programming Models -- An Automatically-Retargetable Time-Constraint-Driven Instruction Scheduler for Post-compiling Optimization of Embedded Code -- Improving TriMedia Cache Performance by Profile Guided Code Reordering -- A Streaming Machine Description and Programming Model -- Multi-processor Architectures -- Mapping and Performance Evaluation for Heterogeneous MP-SoCs Via Packing -- Strategies for Compiling ?TC to Novel Chip Multiprocessors -- Image Quantisation on a Massively Parallel Embedded Processor -- Stream Image Processing on a Dual-Core Embedded System -- Reconfigurable Architectures -- MORA: A New Coarse-Grain Reconfigurable Array for High Throughput Multimedia Processing -- FPGA Design Methodology for a Wavelet-Based Scalable Video Decoder -- Evaluating Large System-on-Chip on Multi-FPGA Platform -- Design Space Exploration -- Efficiency Measures for Multimedia SOCs -- On-Chip Bus Modeling for Power and Performance Estimation -- A Framework Introducing Model Reversibility in SoC Design Space Exploration -- Towards Multi-application Workload Modeling in Sesame for System-Level Design Space Exploration -- Processor Components -- Resource Conflict Detection in Simulation of Function Unit Pipelines -- A Modular Coprocessor Architecture for Embedded Real-Time Image and Video Signal Processing -- High-Bandwidth Address Generation Unit -- An IP Core for Embedded Java Systems -- Embedded Processors -- Parallel Memory Architecture for TTA Processor -- A Linear Complexity Algorithm for the Generation of Multiple Input Single Output Instructions of Variable Size -- Automated Power Gating of Registers Using CoDeL and FSM Branch Prediction -- A Study of Energy Saving in Customizable Processors -- SoC for SDR -- Trends in Low Power Handset Software Defined Radio -- Design of a Low Power Pre-synchronization ASIP for Multimode SDR Terminals -- Area Efficient Fully Programmable Baseband Processors -- The Next Generation Challenge for Software Defined Radio -- Design Methodology for Software Radio Systems -- Power Efficient Co-simulation Framework for a Wireless Application Using Platform Based SoC -- A Comparative Study of Different FFT Architectures for Software Defined Radio -- Wireless Sensors -- Design of 100 ?W Wireless Sensor Nodes on Energy Scavengers for Biomedical Monitoring -- Tool-Aided Design and Implementation of Indoor Surveillance Wireless Sensor Network -- System Architecture Modeling of an UWB Receiver for Wireless Sensor Network -- An Embedded Platform with Duty-Cycled Radio and Processing Subsystems for Wireless Sensor Networks -- SensorOS: A New Operating System for Time Critical WSN Applications -- Review of Hardware Architectures for Advanced Encryption Standard Implementations Considering Wireless Sensor Networks -- k ?+? Neigh: An Energy Efficient Topology Control for Wireless Sensor Networks. |
Record Nr. | UNINA-9910483294803321 |
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2007 | ||
![]() | ||
Lo trovi qui: Univ. Federico II | ||
|
Formal methods for industrial critical systems : 13th international workshop, FMICS 2008, L'Aquila, Italy, September 15-16, 2008, revised selected papers / / Darren Cofer, Alessandro Fantechi (editors) |
Edizione | [1st ed. 2009.] |
Pubbl/distr/stampa | Berlin ; ; Heidelberg : , : Springer, , [2009] |
Descrizione fisica | 1 online resource (241 p.) |
Disciplina | 004.0151 |
Collana | Lecture notes in computer science |
Soggetto topico | Formal methods (Computer science) |
ISBN |
1-282-33177-9
9786612331770 3-642-03240-0 |
Classificazione |
DAT 260f
DAT 343f SS 4800 |
Formato | Materiale a stampa ![]() |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Invited Presentations -- Formal Methods for Critical Systems -- Model-Based Verification of Automotive Control Software -- Contract-Based Analysis of Automotive and Avionics Applications: The SPEEDS Approach -- Panel -- Panel Discussion on Formal Methods in Commercial Software Development Tools -- Research Papers -- LETO - A Lustre-Based Test Oracle for Airbus Critical Systems -- Extending Structural Test Coverage Criteria for Lustre Programs with Multi-clock Operators -- Fighting State Space Explosion: Review and Evaluation -- Local Quantitative LTL Model Checking -- Efficient Symbolic Model Checking for Process Algebras -- Reentrant Readers-Writers: A Case Study Combining Model Checking with Theorem Proving -- Using CSP||B Components: Application to a Platoon of Vehicles -- Formal Verification of the Implementability of Timing Requirements -- Dynamic Event-Based Runtime Monitoring of Real-Time and Contextual Properties -- Can Flash Memory Help in Model Checking? -- From Informal Requirements to Property-Driven Formal Validation -- Automated Certification of Non-Interference in Rewriting Logic -- Formal Verification of Safety Functions by Reinterpretation of Functional Block Based Specifications -- Using Datalog and Boolean Equation Systems for Program Analysis. |
Record Nr. | UNINA-9910484726903321 |
Berlin ; ; Heidelberg : , : Springer, , [2009] | ||
![]() | ||
Lo trovi qui: Univ. Federico II | ||
|
Formal methods for industrial critical systems : 13th international workshop, FMICS 2008, L'Aquila, Italy, September 15-16, 2008, revised selected papers / / Darren Cofer, Alessandro Fantechi (editors) |
Edizione | [1st ed. 2009.] |
Pubbl/distr/stampa | Berlin ; ; Heidelberg : , : Springer, , [2009] |
Descrizione fisica | 1 online resource (241 p.) |
Disciplina | 004.0151 |
Collana | Lecture notes in computer science |
Soggetto topico | Formal methods (Computer science) |
ISBN |
1-282-33177-9
9786612331770 3-642-03240-0 |
Classificazione |
DAT 260f
DAT 343f SS 4800 |
Formato | Materiale a stampa ![]() |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Invited Presentations -- Formal Methods for Critical Systems -- Model-Based Verification of Automotive Control Software -- Contract-Based Analysis of Automotive and Avionics Applications: The SPEEDS Approach -- Panel -- Panel Discussion on Formal Methods in Commercial Software Development Tools -- Research Papers -- LETO - A Lustre-Based Test Oracle for Airbus Critical Systems -- Extending Structural Test Coverage Criteria for Lustre Programs with Multi-clock Operators -- Fighting State Space Explosion: Review and Evaluation -- Local Quantitative LTL Model Checking -- Efficient Symbolic Model Checking for Process Algebras -- Reentrant Readers-Writers: A Case Study Combining Model Checking with Theorem Proving -- Using CSP||B Components: Application to a Platoon of Vehicles -- Formal Verification of the Implementability of Timing Requirements -- Dynamic Event-Based Runtime Monitoring of Real-Time and Contextual Properties -- Can Flash Memory Help in Model Checking? -- From Informal Requirements to Property-Driven Formal Validation -- Automated Certification of Non-Interference in Rewriting Logic -- Formal Verification of Safety Functions by Reinterpretation of Functional Block Based Specifications -- Using Datalog and Boolean Equation Systems for Program Analysis. |
Record Nr. | UNISA-996465614203316 |
Berlin ; ; Heidelberg : , : Springer, , [2009] | ||
![]() | ||
Lo trovi qui: Univ. di Salerno | ||
|
Formal Modeling and Analysis of Timed Systems [[electronic resource] ] : 7th International Conference, FORMATS 2009, Budapest, Hungary, September 14-16, 2009, Proceedings / / edited by Joel Ouaknine, Frits W. Vaandrager |
Edizione | [1st ed. 2009.] |
Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 |
Descrizione fisica | 1 online resource (X, 291 p.) |
Disciplina | 004n/a |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer science—Mathematics
Compilers (Computer programs) Software engineering Computer science Mathematics of Computing Compilers and Interpreters Software Engineering Computer Science Logic and Foundations of Programming Theory of Computation Models of Computation |
ISBN | 3-642-04368-2 |
Classificazione |
DAT 260f
DAT 510f DAT 550f SS 4800 |
Formato | Materiale a stampa ![]() |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Tapas: Theory Combinations and Practical Applications -- Max-plus Algebraic Tools for Discrete Event Systems, Static Analysis, and Zero-Sum Games -- Approximations of Discrete, Continuous, and Hybrid Systems -- Volume and Entropy of Regular Timed Languages: Analytic Approach -- Synthesis of Non-Interferent Timed Systems -- Critical Paths in the Partial Order Unfolding of a Stochastic Petri Net -- Speeding Up Model Checking of Timed-Models by Combining Scenario Specialization and Live Component Analysis -- Efficient on-the-fly Algorithm for Checking Alternating Timed Simulation -- Model Checking Logic WCTL with Multi Constrained Modalities on One Clock Priced Timed Automata -- Safe Runtime Verification of Real-Time Properties -- Removing All Silent Transitions from Timed Automata -- Realizability of Real-Time Logics -- Revisiting Decidability and Optimum Reachability for Multi-Priced Timed Automata -- Analyzing Real-Time Event-Driven Programs -- A Compositional Translation of Timed Automata with Deadlines to Uppaal Timed Automata -- Compositional Abstraction for Stochastic Systems -- Stochastic Games for Verification of Probabilistic Timed Automata -- Checking Timed Büchi Automata Emptiness Using LU-Abstractions -- On the Supports of Recognizable Timed Series -- Machine-Assisted Parameter Synthesis of the Biphase Mark Protocol Using Event Order Abstraction -- Exploiting Timed Automata for Conformance Testing of Power Measurements. |
Record Nr. | UNISA-996465632603316 |
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 | ||
![]() | ||
Lo trovi qui: Univ. di Salerno | ||
|
Formal Modeling and Analysis of Timed Systems [[electronic resource] ] : 7th International Conference, FORMATS 2009, Budapest, Hungary, September 14-16, 2009, Proceedings / / edited by Joel Ouaknine, Frits W. Vaandrager |
Edizione | [1st ed. 2009.] |
Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 |
Descrizione fisica | 1 online resource (X, 291 p.) |
Disciplina | 004n/a |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer science—Mathematics
Compilers (Computer programs) Software engineering Computer science Mathematics of Computing Compilers and Interpreters Software Engineering Computer Science Logic and Foundations of Programming Theory of Computation Models of Computation |
ISBN | 3-642-04368-2 |
Classificazione |
DAT 260f
DAT 510f DAT 550f SS 4800 |
Formato | Materiale a stampa ![]() |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Tapas: Theory Combinations and Practical Applications -- Max-plus Algebraic Tools for Discrete Event Systems, Static Analysis, and Zero-Sum Games -- Approximations of Discrete, Continuous, and Hybrid Systems -- Volume and Entropy of Regular Timed Languages: Analytic Approach -- Synthesis of Non-Interferent Timed Systems -- Critical Paths in the Partial Order Unfolding of a Stochastic Petri Net -- Speeding Up Model Checking of Timed-Models by Combining Scenario Specialization and Live Component Analysis -- Efficient on-the-fly Algorithm for Checking Alternating Timed Simulation -- Model Checking Logic WCTL with Multi Constrained Modalities on One Clock Priced Timed Automata -- Safe Runtime Verification of Real-Time Properties -- Removing All Silent Transitions from Timed Automata -- Realizability of Real-Time Logics -- Revisiting Decidability and Optimum Reachability for Multi-Priced Timed Automata -- Analyzing Real-Time Event-Driven Programs -- A Compositional Translation of Timed Automata with Deadlines to Uppaal Timed Automata -- Compositional Abstraction for Stochastic Systems -- Stochastic Games for Verification of Probabilistic Timed Automata -- Checking Timed Büchi Automata Emptiness Using LU-Abstractions -- On the Supports of Recognizable Timed Series -- Machine-Assisted Parameter Synthesis of the Biphase Mark Protocol Using Event Order Abstraction -- Exploiting Timed Automata for Conformance Testing of Power Measurements. |
Record Nr. | UNINA-9910484859603321 |
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009 | ||
![]() | ||
Lo trovi qui: Univ. Federico II | ||
|