top

  Info

  • Utilizzare la checkbox di selezione a fianco di ciascun documento per attivare le funzionalità di stampa, invio email, download nei formati disponibili del (i) record.

  Info

  • Utilizzare questo link per rimuovere la selezione effettuata.
Computer Engineering and Technology : 21st CCF Conference, NCCET 2017, Xiamen, China, August 16–18, 2017, Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Jinwen Li, Chengyi Zhang, Zhenzhen Zhu
Computer Engineering and Technology : 21st CCF Conference, NCCET 2017, Xiamen, China, August 16–18, 2017, Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Jinwen Li, Chengyi Zhang, Zhenzhen Zhu
Edizione [1st ed. 2018.]
Pubbl/distr/stampa Singapore : , : Springer Singapore : , : Imprint : Springer, , 2018
Descrizione fisica 1 online resource (XII, 143 p. 95 illus.)
Disciplina 621.39
Collana Communications in Computer and Information Science
Soggetto topico Microprocessors
Special purpose computers
Computer software—Reusability
Processor Architectures
Special Purpose and Application-Based Systems
Performance and Reliability
ISBN 981-10-7844-0
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto A Low TC Voltage Reference Generator Suitable for Low Temperature Applications -- A Java Card Virtual Machine Design Based on Off-card/On-card Co-design Pre-processing -- ACCDSE: A Design Space Exploration Framework for Convolutional Neural Network Accelerator -- A programmable pre-emphasis transmitter for SerDes in 40nm CMOS -- A Radiation-Immune Low-Jitter High-Frequency PLL for SerDes -- A high throughput power-efficient optical memory subsystem for kilo-core processor -- RBPCCM:Relax Blocking Parallel Collective Communication Mechanism Base on Hardware with Scalability -- Experiment and Finite Element Analysis of Stochastic Vibration of Severe Environment Computer.
Record Nr. UNINA-9910299287903321
Singapore : , : Springer Singapore : , : Imprint : Springer, , 2018
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Computer Engineering and Technology : 19th CCF Conference, NCCET 2015, Hefei, China, October 18-20, 2015, Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Jinwen Li, Chengyi Zhang
Computer Engineering and Technology : 19th CCF Conference, NCCET 2015, Hefei, China, October 18-20, 2015, Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Jinwen Li, Chengyi Zhang
Edizione [1st ed. 2016.]
Pubbl/distr/stampa Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2016
Descrizione fisica 1 online resource (XII, 191 p. 91 illus.)
Disciplina 004
Collana Communications in Computer and Information Science
Soggetto topico Microprocessors
Special purpose computers
Architecture, Computer
Computer system failures
Input-output equipment (Computers)
Processor Architectures
Special Purpose and Application-Based Systems
Computer System Implementation
System Performance and Evaluation
Input/Output and Data Communications
ISBN 3-662-49283-0
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Record Nr. UNINA-9910255010203321
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2016
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Computer Engineering and Technology : 20th CCF Conference, NCCET 2016, Xi'an, China, August 10-12, 2016, Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Jinwen Li, Chengyi Zhang, Zhenzhen Zhu
Computer Engineering and Technology : 20th CCF Conference, NCCET 2016, Xi'an, China, August 10-12, 2016, Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Jinwen Li, Chengyi Zhang, Zhenzhen Zhu
Edizione [1st ed. 2016.]
Pubbl/distr/stampa Singapore : , : Springer Singapore : , : Imprint : Springer, , 2016
Descrizione fisica 1 online resource (X, 232 p. 133 illus.)
Disciplina 621.39
Collana Communications in Computer and Information Science
Soggetto topico Microprocessors
Special purpose computers
Processor Architectures
Special Purpose and Application-Based Systems
ISBN 981-10-3159-2
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Processor architecture -- Application specific processors -- Computer application and software optimization -- Technology on the horizon.
Record Nr. UNINA-9910255018203321
Singapore : , : Springer Singapore : , : Imprint : Springer, , 2016
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Computer Engineering and Technology : 18th CCF Conference, NCCET 2014, Guiyang, China, July 29 -- August 1, 2014. Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Jinwen Li, Chengyi Zhang, Zhenzhen Zhu
Computer Engineering and Technology : 18th CCF Conference, NCCET 2014, Guiyang, China, July 29 -- August 1, 2014. Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Jinwen Li, Chengyi Zhang, Zhenzhen Zhu
Edizione [1st ed. 2015.]
Pubbl/distr/stampa Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2015
Descrizione fisica 1 online resource (XII, 188 p. 110 illus.)
Disciplina 004.16
Collana Communications in Computer and Information Science
Soggetto topico Microprocessors
Arithmetic and logic units, Computer
Computer memory systems
Logic design
Computer software—Reusability
Processor Architectures
Arithmetic and Logic Structures
Memory Structures
Logic Design
Performance and Reliability
ISBN 3-662-45815-2
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Processor architecture -- Computer application and software optimization -- Technology on the horizon.
Record Nr. UNINA-9910299252803321
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2015
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Computer Engineering and Technology : 17th National Conference, NCCET 2013, Xining, China, July 20-22, 2013. Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Chengyi Zhang, Jinwen Li, Liyan Yu
Computer Engineering and Technology : 17th National Conference, NCCET 2013, Xining, China, July 20-22, 2013. Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Chengyi Zhang, Jinwen Li, Liyan Yu
Edizione [1st ed. 2013.]
Pubbl/distr/stampa Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2013
Descrizione fisica 1 online resource (XIV, 252 p. 151 illus.)
Disciplina 004.1
Collana Communications in Computer and Information Science
Soggetto topico Microprocessors
Arithmetic and logic units, Computer
Computer memory systems
Logic design
Computer software—Reusability
Processor Architectures
Arithmetic and Logic Structures
Memory Structures
Logic Design
Performance and Reliability
ISBN 3-642-41635-7
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Application Specific Processors -- Communication Architecture -- Computer Application and Software Optimization -- IC Design and Test -- Processor Architecture -- Technology on the Horizon.
Record Nr. UNINA-9910437578703321
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2013
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Computer Engineering and Technology : 16th National Conference, NCCET 2012, Shanghai, China, August 17-19, 2012, Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Pingjing Lu, Jinwen Li, Chengyi Zhang
Computer Engineering and Technology : 16th National Conference, NCCET 2012, Shanghai, China, August 17-19, 2012, Revised Selected Papers / / edited by Weixia Xu, Liquan Xiao, Pingjing Lu, Jinwen Li, Chengyi Zhang
Edizione [1st ed. 2013.]
Pubbl/distr/stampa Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2013
Descrizione fisica 1 online resource (XIV, 263 p. 164 illus.)
Disciplina 004.1
Collana Communications in Computer and Information Science
Soggetto topico Microprocessors
Arithmetic and logic units, Computer
Computer memory systems
Logic design
Computer software—Reusability
Processor Architectures
Arithmetic and Logic Structures
Memory Structures
Logic Design
Performance and Reliability
ISBN 3-642-35898-5
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Session 1: Microprocessor and Implementation -- A Method of Balancing the Global Multi-mode Clock Network in Ultra-large Scale CPU -- Hardware Architecture for the Parallel Generation of Long-Period Random Numbers Using MT Method -- MGTE: A Multi-level Hybrid Verification Platform for a 16-Core Processer -- An Efficient Parallel SURF Algorithm for Multi-core Processor -- A Study of Cache Design in Stream Processor -- Design and Implementation of Dynamically Reconfigurable Token Coherence Protocol for Many-Core Processor -- Dynamic and Online Task Scheduling Algorithm Based on Virtual Compute Group in Many-Core Architecture -- ADL and High Performance Processor Design -- Session 2: Design of Integration Circuit -- The Design of the ROHC Header Compression Accelerator -- A Hardware Implementation of Nussinov RNA Folding Algorithm -- A Configurable Architecture for 1-D Discrete Wavelet Transform -- A Comparison of Folded Architectures for the Discrete Wavelet Transform -- A High Performance DSP System with Fault Tolerant for Space Missions -- The Design and Realization of Campus Information Release Platform Based on Android Framework -- A Word-Length Optimized Hardware Gaussian Random Number Generator Based on the Box-Muller Method -- Session 3: I/O Interconnect -- DAMQ Sharing Scheme for Two Physical Channels in High Performance Router -- Design and Implementation of Dynamic Reliable Virtual Channel for Network-on-Chip -- HCCM: A Hierarchical Cross-Connected Mesh for Network on Chip -- Efficient Broadcast Scheme Based on Sub-network Partition for Many-Core CMPs on Gem5 Simulator -- A Quick Method for Mapping Cores Onto 2D-Mesh Based Networks on Chip -- Session 4: Measurement, Verification, and Others -- A Combined Hardware/Software Measurement for ARM Program Execution Time -- A Low-Complexity Parallel Two-Sided Jacobi Complex SVD Algorithm and Architecture for MIMO Beamforming Systems -- A Thermal-Aware Task Mapping Algorithm for Coarse Grain Reconfigurable Computing System -- DC Offset Mismatch Calibration for Time-Interleaved ADCs in High-Speed OFDM Receivers -- An Novel Graph Model for Loop Mapping on Coarse-Grained Reconfigurable Architectures -- Memristor Working Condition Analysis Based on SPICE Model -- On Stepsize of Fast Subspace Tracking Methods.
Record Nr. UNINA-9910437590403321
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2013
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui