Info
- Utilizzare la checkbox di selezione a fianco di ciascun documento per attivare le funzionalità di stampa, invio email, download nei formati disponibili del (i) record.
PARLE '93 Parallel Architectures and Languages Europe [[electronic resource] ] : 5th International PARLE Conference, Munich, Germany, June 14-17, 1993. Proceedings / / edited by Arndt Bode, Mike Reeve, Gottfried Wolf
| PARLE '93 Parallel Architectures and Languages Europe [[electronic resource] ] : 5th International PARLE Conference, Munich, Germany, June 14-17, 1993. Proceedings / / edited by Arndt Bode, Mike Reeve, Gottfried Wolf |
| Edizione | [1st ed. 1993.] |
| Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1993 |
| Descrizione fisica | 1 online resource (XVIII, 778 p.) |
| Disciplina | 004/.35 |
| Collana | Lecture Notes in Computer Science |
| Soggetto topico |
Architecture, Computer
Microprocessors Computer communication systems Special purpose computers Computer system failures Computer programming Computer System Implementation Processor Architectures Computer Communication Networks Special Purpose and Application-Based Systems System Performance and Evaluation Programming Techniques |
| ISBN | 3-540-47779-9 |
| Formato | Materiale a stampa  |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Simulation-based comparison of hash functions for emulated shared memory -- Task management, virtual shared memory, and multithreading in a distributed memory implementation of Sisal -- Simulating the data diffusion machine -- 2DT-FP: An FP based programming language for efficient parallel programming of multiprocessor networks -- The data-parallel categorical abstract machine -- Data parallel implementation of extensible sparse functional arrays -- Embeddings of tree-related networks in incomplete hypercubes -- Static and dynamic performance of the Möbius cubes (short version) -- Optimal mappings of m dimensional FFT communication to k dimensional mesh for arbitrary m and k -- Implicit parallelism: The united functions and objects approach -- Detection of recurrences in sequential programs with loops -- Parallel programming using skeleton functions -- Data-parallel portable software platform: Principles and implementation -- A compositional approach for fault-tolerance using specification transformation -- Concurrent MetateM — A language for modelling reactive systems -- Trace-based compositional reasoning about fault tolerant systems -- A Kahn principle for networks of nonmonotonic real-time processes -- Adaptive multicast wormhole routing in 2D mesh multicomputer -- The impact of packetization in wormhole-routed networks -- Grouping virtual channels for deadlock-free adaptive wormhole routing -- Monaco: A high-performance flat concurrent logic programming system -- Exploiting recursion-parallelism in Prolog -- Why and how in the ElipSys OR-parallel CLP system -- Skewed-associative caches -- Trace-splitting for the parallel simulation of cache memory -- Locality and false sharing in coherent-cache parallel graph reduction -- SLiD — A cost-effective and Scalable Limited-Directory scheme for cache coherence -- Formal development of actor programs using structured algebraic petri nets -- A Parallel programming style and its algebra of programs -- B(PN) 2 — a basic Petri net programming notation -- A calculus of value broadcasts -- TRAPPER: A graphical programming environment for industrial high-performance applications -- Control and data flow visualization for parallel logic programs on a multi-window debugger HyperDEBU -- Artificial neural networks for the bipartite and k-partite subgraph problems -- Homogeneous neuronlike structures for optimization variational problem solving -- Effectiveness of heuristics and simulated annealing for the scheduling of concurrent tasks — An empirical comparison -- Task scheduling with restricted preemptions -- Effects of job size irregularity on the dynamic resource scheduling of a 2-D mesh multicomputer -- Static allocation of tasks on multiprocessor architectures with interprocessor communication delays -- PEI: a single unifying model to design parallel programs -- Correctness of automated distribution of sequential programs -- Compositionality issues of concurrent object-oriented logic languages -- Using state variables for the specification and verification of TCSP processes -- A parallel reduction of Hamiltonian cycle to Hamiltonian Path in tournaments -- A unifying look at semigroup computations on meshes with multiple broadcasting -- A fast, simple algorithm to balance a parallel multiway merge -- Some design aspects for VLIW architectures exploiting fine-grained parallelism -- Load balanced optimisation of virtualised algorithms for implementation on massively parallel SIMD architectures -- Performance evaluation of WASMII: a data driven computer on a virtual hardware -- On the performance of parallel join processing in shared nothing database systems -- Processing transactions on GRIP, a parallel graph reducer -- Arithmetic for parallel linear recursive query evaluation in deductive databases -- Computing the complete orthogonal decomposition using a SIMD array processor -- A dynamic load balancing strategy for massively parallel computers -- Issues in event abstraction -- Modelling replicated processing -- Performance of M3S for the SOR algorithm -- Multi-criteria: Degrees of recoverability in distributed databases -- Deadlock-free adaptive routing algorithms for the 3D-torus: Limitations and solutions -- Convergence of asynchronous iterations of least fixed points -- LU-decomposition on a massively parallel transputer system -- PSEE: Parallel system evaluation environment -- Implementation of a digital modular chip for a reconfigurable artificial neural network -- Article-acquisition: A scenario for non-serializability in a distributed database -- An empirical study of vision programs for data dependence analysis -- Cyclic weighted reference counting without delay -- Parallel optimisation of join queries using an enhanced iterative improvement technique -- Precis: Distributed shortest path algorithms -- A disabling of event structures -- Barrier semantics in very weak memory -- Using hammock graphs to eliminate nonstructured branch statements -- Performance modeling of microkernel thread schedulers for shared memory multiprocessors -- From data flow networks to process algebras -- Parallel complexity of lattice basis reduction and a floating-point parallel algorithm -- Computer vision applications experience with actors -- Grid massively parallel processor -- APPLAUSE: Application & assessment of parallel programming using logic -- EPOCH — European parallel operating system based on Chorus -- Pythagoras project overview (EP7091). |
| Record Nr. | UNISA-996466140103316 |
| Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1993 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
Proceedings / Parcella 1988 [[electronic resource] ] : Fourth International Workshop on Parallel Processing by Cellular Automata and Arrays, Berlin, GDR, October 17-21, 1988 / / edited by Gottfried Wolf, Tamas Legendi, Udo Schendel
| Proceedings / Parcella 1988 [[electronic resource] ] : Fourth International Workshop on Parallel Processing by Cellular Automata and Arrays, Berlin, GDR, October 17-21, 1988 / / edited by Gottfried Wolf, Tamas Legendi, Udo Schendel |
| Edizione | [1st ed. 1989.] |
| Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1989 |
| Descrizione fisica | 1 online resource (II, 381 p.) |
| Disciplina | 003.3 |
| Collana | Lecture Notes in Computer Science |
| Soggetto topico |
Architecture, Computer
Computers Computer programming Microprocessors Computer System Implementation Computation by Abstract Devices Programming Techniques Processor Architectures |
| ISBN | 3-540-46062-4 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Multiprocessor arrays: Topology, efficiency and fault-tolerance -- Unsolved theoretical problems in homogeneous structures -- On simultaneous realizations of boolean functions, with applications -- Parallel microprogramming as a tool for multi-microprocessor systems -- A survey of parallel computational geometry algorithms -- Parallel memories for straight line and rectangle access -- Programming with active data -- Prolog implementations for cellular architectures -- Modular highly-parallel computation and architectures -- Parallel computation and supercomputers and applications -- Fast parallel algorithms and the complexity of parallelism (basic issues and recent advances) -- Process-structured architectures to transform information flowing through -- Basic research for cellular processing -- Parallel algorithms in image processing -- VLSI arrays implementing parallel line-drawing algorithms -- Parallel conflict-free optimal access to complete extended q-ary trees -- Systolic preconditioning algorithms for the jacobi iterative solution of sparse linear systems -- Multiprocessor systems for large numerical applications -- Systolic array for eigenvalue of jacobi matrix -- A transitive closure algorithm for a 16-state cellprocessor -- Control of sensory processing — A hypothesis on and simulation of the architecture of an elementary cortical processor -- Bounds for l-selection and related problems on grids of processors -- Recursive design of communication schemes for parallel computation with relacs -- Solution of dense systems of linear equations using cellular processors -- Running order statistics on a bit-level systolic array -- Realization of sets of permutations by permutation networks -- Simulation of learning networks -- Given's rotation on an instruction systolic array -- Worst case analysis for reducing algorithms on instruction systolic arrays with simple instruction sets -- Self-checking processing elements in cellular arrays -- Cellular diagnostic in parallel systems -- Reliable networks for boolean functions with small complexity -- Pipeline-automata — A model for acyclic systolic systems. |
| Record Nr. | UNISA-996465311703316 |
| Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1989 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
Recent Issues in Pattern Analysis and Recognition [[electronic resource] /] / edited by Virginio Cantoni, Reiner Creutzburg, Stefano Levialdi, Gottfried Wolf
| Recent Issues in Pattern Analysis and Recognition [[electronic resource] /] / edited by Virginio Cantoni, Reiner Creutzburg, Stefano Levialdi, Gottfried Wolf |
| Edizione | [1st ed. 1989.] |
| Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1989 |
| Descrizione fisica | 1 online resource (IX, 400 p.) |
| Disciplina | 006.4 |
| Collana | Lecture Notes in Computer Science |
| Soggetto topico |
Pattern recognition
Signal processing Image processing Speech processing systems Optical data processing Computer graphics Pattern Recognition Signal, Image and Speech Processing Image Processing and Computer Vision Computer Graphics |
| ISBN | 3-540-46815-3 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | A fast algorithm to compress grey level images -- Image enhancement by path partitioning -- Boundary approximations in digital geometry -- Parallel computing of line-codings by use of a display processor system and the parallel determination of a discrete curvature -- Fast algorithm for computing fractal dimensions of image segments -- Integration of the cooley, rader and Winograd-Fourier algorithms for a faster computation of the DFT -- A fuzzy approach to cue detection and region merging for image segmentation -- A parallel algorithm for the visibility problem inside a simple polygon -- Parallel matrix multiplication on an array-logical processor -- Experiments on pyramidal segmentation -- An example of integrated circuit design based on silicon compilation: The SCPC1 (Silicon Compiler Pyramidal Chip) -- Bit-level systolic arrays for digital contour smoothing -- Design of bit-level systolic convolvers for image processing -- Utilizing fixed-size systolic arrays for large computational problems -- Effective image processing using the special purpose processor GIPP -- Linear image operations on the A6472 image frocessing system by use of residue arithmetics -- Topologic and metric modelling of visual objects -- Data structures and parallel memory organization based on dyadic storage schemes -- Parallel access to rectangles -- Optimal parallel conflict-free access to extended binary trees -- Decomposing a solid object into elementary features -- Recognition of polyhedra by photometric stereo -- Volumetric and pictorial reconstruction of 3D objects from correspondences in moving 2D views -- Automated design of vision systems -- Adapting multi-grid-methods to the class of elliptic partial differential equation appearing in the estimation of displacement vector fields -- An adaptive method for natural scene analysis -- A structural method for handprinted character recognition -- Investigation on a structural solution of merged characters segmentation in OCR -- A spectral analysis-based signature verification system -- Detection of arcs in workpiece images -- Computer aided screening of subjects at risk for cervical neoplasia -- An intelligent system for automatic fire detection in forests -- Alternative feature selection procedures for particle classification by pattern recognition techniques -- Automated fabric inspection based on a structural texture analysis method -- A 20000-word speech recognizer of Italian. |
| Record Nr. | UNISA-996465729503316 |
| Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1989 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||