Info
- Utilizzare la checkbox di selezione a fianco di ciascun documento per attivare le funzionalità di stampa, invio email, download nei formati disponibili del (i) record.
2008 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems
| 2008 International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems |
| Pubbl/distr/stampa | [Place of publication not identified], : IEEE, 2008 |
| Soggetto topico |
Computer architecture
High performance computing High performance processors Engineering & Applied Sciences Computer Science |
| ISBN | 0-7695-3770-7 |
| Formato | Materiale a stampa  |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Altri titoli varianti | IWIA 2008 |
| Record Nr. | UNISA-996209733503316 |
| [Place of publication not identified], : IEEE, 2008 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
High Performance Computing [[electronic resource] ] : 5th International Symposium, ISHPC 2003, Tokyo-Odaiba, Japan, October 20-22, 2003, Proceedings / / edited by Alex Veidenbaum, Kazuki Joe, Hideharu Amano, Hideo Aiso
| High Performance Computing [[electronic resource] ] : 5th International Symposium, ISHPC 2003, Tokyo-Odaiba, Japan, October 20-22, 2003, Proceedings / / edited by Alex Veidenbaum, Kazuki Joe, Hideharu Amano, Hideo Aiso |
| Edizione | [1st ed. 2003.] |
| Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2003 |
| Descrizione fisica | 1 online resource (XV, 573 p.) |
| Disciplina | 004.1/1 |
| Collana | Lecture Notes in Computer Science |
| Soggetto topico |
Microprocessors
Computer programming Software engineering Algorithms Computer science—Mathematics Computer simulation Processor Architectures Programming Techniques Software Engineering Algorithm Analysis and Problem Complexity Mathematics of Computing Simulation and Modeling |
| ISBN | 3-540-39707-8 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Invited Papers -- High Performance Computing Trends and Self Adapting Numerical Software -- Kilo-instruction Processors -- CARE: Overview of an Adaptive Multithreaded Architecture -- Numerical Simulator III – A Terascale SMP-Cluster System for Aerospace Science and Engineering: Its Design and the Performance Issue -- Award Papers -- Code and Data Transformations for Improving Shared Cache Performance on SMT Processors -- Improving Memory Latency Aware Fetch Policies for SMT Processors -- Architecture -- Tolerating Branch Predictor Latency on SMT -- A Simple Low-Energy Instruction Wakeup Mechanism -- Power-Performance Trade-Offs in Wide and Clustered VLIW Cores for Numerical Codes -- Field Array Compression in Data Caches for Dynamically Allocated Recursive Data Structures -- Software -- FIBER: A Generalized Framework for Auto-tuning Software -- Evaluating Heuristic Scheduling Algorithms for High Performance Parallel Processing -- Pursuing Laziness for Efficient Implementation of Modern Multithreaded Languages -- SPEC HPG Benchmarks for Large Systems -- Applications -- Distribution-Insensitive Parallel External Sorting on PC Clusters -- Distributed Genetic Algorithm for Inference of Biological Scale-Free Network Structure -- Is Cook’s Theorem Correct for DNA-Based Computing? -- LES of Unstable Combustion in a Gas Turbine Combustor -- ITBL -- Grid Computing Supporting System on ITBL Project -- A Visual Resource Integration Environment for Distributed Applications on the ITBL System -- Development of Remote Visualization and Collaborative Visualization System in ITBL Grid Environment -- Performance of Network Intrusion Detection Cluster System -- Constructing a Virtual Laboratory on the Internet: The ITBL Portal -- Evaluation of High-Speed VPN Using CFD Benchmark -- The Development of the UPACS CFD Environment -- Virtual Experiment Platform for Materials Design -- Ab Initio Study of Hydrogen Hydrate Clathrates for Hydrogen Storage within the ITBL Environment -- Short Papers -- RI2N – Interconnection Network System for Clusters with Wide-Bandwidth and Fault-Tolerancy Based on Multiple Links -- A Bypass-Sensitive Blocking-Preventing Scheduling Technique for Mesh-Connected Multicomputers -- Broadcast in a MANET Based on the Beneficial Area -- An Optimal Method for Coordinated En-route Web Object Caching -- An Improved Algorithm of Multicast Topology Inference from End-to-End Measurements -- Chordal Topologies for Interconnection Networks -- Distributed Location of Shared Resources and Its Application to the Load Sharing Problem in Heterogeneous Distributed Systems -- Design and Implementation of a Parallel Programming Environment Based on Distributed Shared Arrays -- Design and Implementation of Parallel Modified PrefixSpan Method -- Parallel LU-decomposition on Pentium Streaming SIMD Extensions -- Parallel Matrix Multiplication and LU Factorization on Ethernet-Based Clusters -- Online Remote Trace Analysis of Parallel Applications on High-Performance Clusters -- Performance Study of a Whole Genome Comparison Tool on a Hyper-Threading Multiprocessor -- The GSN Library and FORTRAN Level I/O Benchmarks on the NS-III HPC System -- Large Scale Structures of Turbulent Shear Flow via DNS -- Molecular Dynamics Simulation of Prion Protein by Large Scale Cluster Computing -- International Workshop on OpenMP: Experiences and Implementations (WOMPEI 2003) -- OpenMP/MPI Hybrid vs. Flat MPI on the Earth Simulator: Parallel Iterative Solvers for Finite Element Method -- Performance Evaluation of Low Level Multithreaded BLAS Kernels on Intel Processor Based cc-NUMA Systems -- Support of Multidimensional Parallelism in the OpenMP Programming Model -- On the Implementation of OpenMP 2.0 Extensions in the Fujitsu PRIMEPOWER Compiler -- Improve OpenMP Performance by Extending BARRIER and REDUCTION Constructs -- OpenMP for Adaptive Master-Slave Message Passing Applications -- OpenGR: A Directive-Based Grid Programming Environment. |
| Record Nr. | UNISA-996466066903316 |
| Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2003 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
High Performance Computing : 5th International Symposium, ISHPC 2003, Tokyo-Odaiba, Japan, October 20-22, 2003, Proceedings / / edited by Alex Veidenbaum, Kazuki Joe, Hideharu Amano, Hideo Aiso
| High Performance Computing : 5th International Symposium, ISHPC 2003, Tokyo-Odaiba, Japan, October 20-22, 2003, Proceedings / / edited by Alex Veidenbaum, Kazuki Joe, Hideharu Amano, Hideo Aiso |
| Edizione | [1st ed. 2003.] |
| Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2003 |
| Descrizione fisica | 1 online resource (XV, 573 p.) |
| Disciplina | 004.1/1 |
| Collana | Lecture Notes in Computer Science |
| Soggetto topico |
Microprocessors
Computer programming Software engineering Algorithms Computer science—Mathematics Computer simulation Processor Architectures Programming Techniques Software Engineering Algorithm Analysis and Problem Complexity Mathematics of Computing Simulation and Modeling |
| ISBN | 3-540-39707-8 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Invited Papers -- High Performance Computing Trends and Self Adapting Numerical Software -- Kilo-instruction Processors -- CARE: Overview of an Adaptive Multithreaded Architecture -- Numerical Simulator III – A Terascale SMP-Cluster System for Aerospace Science and Engineering: Its Design and the Performance Issue -- Award Papers -- Code and Data Transformations for Improving Shared Cache Performance on SMT Processors -- Improving Memory Latency Aware Fetch Policies for SMT Processors -- Architecture -- Tolerating Branch Predictor Latency on SMT -- A Simple Low-Energy Instruction Wakeup Mechanism -- Power-Performance Trade-Offs in Wide and Clustered VLIW Cores for Numerical Codes -- Field Array Compression in Data Caches for Dynamically Allocated Recursive Data Structures -- Software -- FIBER: A Generalized Framework for Auto-tuning Software -- Evaluating Heuristic Scheduling Algorithms for High Performance Parallel Processing -- Pursuing Laziness for Efficient Implementation of Modern Multithreaded Languages -- SPEC HPG Benchmarks for Large Systems -- Applications -- Distribution-Insensitive Parallel External Sorting on PC Clusters -- Distributed Genetic Algorithm for Inference of Biological Scale-Free Network Structure -- Is Cook’s Theorem Correct for DNA-Based Computing? -- LES of Unstable Combustion in a Gas Turbine Combustor -- ITBL -- Grid Computing Supporting System on ITBL Project -- A Visual Resource Integration Environment for Distributed Applications on the ITBL System -- Development of Remote Visualization and Collaborative Visualization System in ITBL Grid Environment -- Performance of Network Intrusion Detection Cluster System -- Constructing a Virtual Laboratory on the Internet: The ITBL Portal -- Evaluation of High-Speed VPN Using CFD Benchmark -- The Development of the UPACS CFD Environment -- Virtual Experiment Platform for Materials Design -- Ab Initio Study of Hydrogen Hydrate Clathrates for Hydrogen Storage within the ITBL Environment -- Short Papers -- RI2N – Interconnection Network System for Clusters with Wide-Bandwidth and Fault-Tolerancy Based on Multiple Links -- A Bypass-Sensitive Blocking-Preventing Scheduling Technique for Mesh-Connected Multicomputers -- Broadcast in a MANET Based on the Beneficial Area -- An Optimal Method for Coordinated En-route Web Object Caching -- An Improved Algorithm of Multicast Topology Inference from End-to-End Measurements -- Chordal Topologies for Interconnection Networks -- Distributed Location of Shared Resources and Its Application to the Load Sharing Problem in Heterogeneous Distributed Systems -- Design and Implementation of a Parallel Programming Environment Based on Distributed Shared Arrays -- Design and Implementation of Parallel Modified PrefixSpan Method -- Parallel LU-decomposition on Pentium Streaming SIMD Extensions -- Parallel Matrix Multiplication and LU Factorization on Ethernet-Based Clusters -- Online Remote Trace Analysis of Parallel Applications on High-Performance Clusters -- Performance Study of a Whole Genome Comparison Tool on a Hyper-Threading Multiprocessor -- The GSN Library and FORTRAN Level I/O Benchmarks on the NS-III HPC System -- Large Scale Structures of Turbulent Shear Flow via DNS -- Molecular Dynamics Simulation of Prion Protein by Large Scale Cluster Computing -- International Workshop on OpenMP: Experiences and Implementations (WOMPEI 2003) -- OpenMP/MPI Hybrid vs. Flat MPI on the Earth Simulator: Parallel Iterative Solvers for Finite Element Method -- Performance Evaluation of Low Level Multithreaded BLAS Kernels on Intel Processor Based cc-NUMA Systems -- Support of Multidimensional Parallelism in the OpenMP Programming Model -- On the Implementation of OpenMP 2.0 Extensions in the Fujitsu PRIMEPOWER Compiler -- Improve OpenMP Performance by Extending BARRIER and REDUCTION Constructs -- OpenMP for Adaptive Master-Slave Message Passing Applications -- OpenGR: A Directive-Based Grid Programming Environment. |
| Record Nr. | UNINA-9910768454903321 |
| Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2003 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Innovative architecture for future generation high-performance processors and systems
| Innovative architecture for future generation high-performance processors and systems |
| Pubbl/distr/stampa | [Place of publication not identified], : IEEE Computer Society, 2003 |
| Disciplina | 004.2/2 |
| Soggetto topico |
Computer architecture
High performance computing High performance processors Engineering & Applied Sciences Computer Science |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Record Nr. | UNISA-996214795603316 |
| [Place of publication not identified], : IEEE Computer Society, 2003 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
Innovative architecture for future generation high-performance processors and systems
| Innovative architecture for future generation high-performance processors and systems |
| Pubbl/distr/stampa | [Place of publication not identified], : IEEE Computer Society, 2003 |
| Disciplina | 004.2/2 |
| Soggetto topico |
Computer architecture
High performance computing High performance processors Engineering & Applied Sciences Computer Science |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Record Nr. | UNINA-9910872551603321 |
| [Place of publication not identified], : IEEE Computer Society, 2003 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Innovative architecture for future generation high-performance processors and systems : 18-19 January, 2001, Maui, Hawaii
| Innovative architecture for future generation high-performance processors and systems : 18-19 January, 2001, Maui, Hawaii |
| Pubbl/distr/stampa | [Place of publication not identified], : IEEE Computer Society, 2000 |
| Soggetto topico |
Computer architecture
High performance computing High performance processors Engineering & Applied Sciences Computer Science |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Record Nr. | UNISA-996201410003316 |
| [Place of publication not identified], : IEEE Computer Society, 2000 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
Innovative architecture for future generation high-performance processors and systems : 18-19 January, 2001, Maui, Hawaii
| Innovative architecture for future generation high-performance processors and systems : 18-19 January, 2001, Maui, Hawaii |
| Pubbl/distr/stampa | [Place of publication not identified], : IEEE Computer Society, 2000 |
| Soggetto topico |
Computer architecture
High performance computing High performance processors Engineering & Applied Sciences Computer Science |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Record Nr. | UNINA-9910872833003321 |
| [Place of publication not identified], : IEEE Computer Society, 2000 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Innovative architecture for future generation high-performance processors and systems : IWIA 2007, 11-13 January 2007, Maui, Hawaii, USA
| Innovative architecture for future generation high-performance processors and systems : IWIA 2007, 11-13 January 2007, Maui, Hawaii, USA |
| Pubbl/distr/stampa | [Place of publication not identified], : CPS IEEE Computer Society, 2007 |
| Soggetto topico |
Computer architecture
High performance computing High performance processors Engineering & Applied Sciences Computer Science |
| ISBN | 1-5090-8880-6 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Record Nr. | UNISA-996216629503316 |
| [Place of publication not identified], : CPS IEEE Computer Society, 2007 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
Innovative architecture for future generation high-performance processors and systems : IWIA 2007, 11-13 January 2007, Maui, Hawaii, USA
| Innovative architecture for future generation high-performance processors and systems : IWIA 2007, 11-13 January 2007, Maui, Hawaii, USA |
| Pubbl/distr/stampa | [Place of publication not identified], : CPS IEEE Computer Society, 2007 |
| Soggetto topico |
Computer architecture
High performance computing High performance processors Engineering & Applied Sciences Computer Science |
| ISBN | 1-5090-8880-6 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Record Nr. | UNINA-9910145661903321 |
| [Place of publication not identified], : CPS IEEE Computer Society, 2007 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Innovative architecture for future generation high-performance processors and systems : October 22-24, 1997, Maui, Hawaii
| Innovative architecture for future generation high-performance processors and systems : October 22-24, 1997, Maui, Hawaii |
| Pubbl/distr/stampa | [Place of publication not identified], : IEEE Computer Society, 1998 |
| Disciplina | 004.2/2 |
| Soggetto topico |
High performance computing
High performance processors Computer architecture Engineering & Applied Sciences Computer Science |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Record Nr. | UNISA-996217797003316 |
| [Place of publication not identified], : IEEE Computer Society, 1998 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
