Formal Methods for Industrial Critical Systems : 28th International Conference, FMICS 2023, Antwerp, Belgium, September 20-22, 2023, Proceedings
| Formal Methods for Industrial Critical Systems : 28th International Conference, FMICS 2023, Antwerp, Belgium, September 20-22, 2023, Proceedings |
| Autore | Cimatti Alessandro |
| Edizione | [1st ed.] |
| Pubbl/distr/stampa | Cham : , : Springer International Publishing AG, , 2023 |
| Descrizione fisica | 1 online resource (270 pages) |
| Altri autori (Persone) | TitoloLaura |
| Collana | Lecture Notes in Computer Science Series |
| ISBN | 3-031-43681-4 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto |
Intro -- Preface -- Organization -- Contents -- Experimenting with Formal Verification and Model-Based Development in Railways: The Case of UMC and Sparx Enterprise Architect -- 1 Introduction -- 2 Related Work -- 3 MBSD, Sparx Enterprise Architect and UMC -- 3.1 Sparx Enterprise Architect -- 3.2 UML Model Checker -- 4 Methodology -- 5 Case Study -- 5.1 Model Checking Sparx EA Models -- 6 Lessons Learned and Limitations -- 7 Conclusion -- References -- The 4SECURail Case Study on Rigorous Standard Interface Specifications -- 1 Introduction -- 2 The Demonstrator Case Study -- 2.1 The 4SECURail Case Study -- 2.2 The Formalization of the Case Study -- 3 Cost-Benefit Analysis -- 4 Discussion and Conclusions -- References -- Statistical Model Checking for P -- 1 Introduction -- 2 An Overview of P -- 2.1 An Overview of P and its Semantics -- 2.2 A Case Study: A Bike Sharing System -- 3 Statistical Model Checking with MultiVeStA -- 4 Integration of P and MultiVeStA -- 5 A Case Study -- 5.1 Verifying Quantitative Properties of the Bikes Example -- 5.2 On the Scalability of Statistical Model Checking -- 6 Concluding Remarks -- References -- Pattern-Based Verification of ROS 2 Nodes Using UPPAAL -- 1 Introduction -- 2 Background -- 2.1 ROS 2 -- 2.2 Timed Automata and UPPAAL -- 3 Modeling and Verification of ROS 2 Nodes in UPPAAL -- 4 Evaluation of Pattern-Based Verification -- 5 Related Work -- 6 Conclusions and Future Work -- References -- Configurable Model-Based Test Generation for Distributed Controllers Using Declarative Model Queries and Model Checkers -- 1 Introduction -- 2 Preliminaries -- 2.1 Railway Interlocking System and its Object Manager Subsystem -- 2.2 Component Integration and Test Generation Approach -- 2.3 VIATRA Query Language -- 3 Configuring Message Queues for Component Interactions -- 4 Property Specification Using Model Queries.
5 Practical Evaluation -- 6 Related Work -- 7 Conclusion and Future Work -- References -- Refinement of Systems with an Attacker Focus -- 1 Introduction -- 2 Modelling Systems and Attacks -- 3 Attacker Objectives -- 4 Refinement Checking -- 5 Implementation -- 6 Case Study -- 6.1 Amazon Delivery -- 6.2 Duqu Malware -- 7 Conclusion -- References -- Modelling of Hot Water Buffer Tank and Mixing Loop for an Intelligent Heat Pump Control -- 1 Introduction -- 2 Case House and Problem Statement -- 3 Buffer Tank and Mixing Loop Thermodynamics -- 4 System Modelling in Uppaal Stratego -- 4.1 Buffer Tank Modelling in Uppaal Stratego -- 4.2 Online Synthesis -- 5 Experimental Evaluation -- 5.1 Evaluation Setup -- 5.2 Buffer Tank Quality Assessment -- 5.3 Buffer Tank Evaluations with Intelligent Stratego Controller -- 5.4 Mixing Loop Evaluations with Intelligent Stratego Controller -- 6 Conclusion -- References -- Automated Property-Based Testing from AADL Component Contracts -- 1 Introduction -- 2 Background -- 3 Example -- 4 Property-Based Testing Framework Overview -- 5 GUMBOX Illustrated -- 6 Experience Report -- 7 Related Work -- 8 Conclusion -- References -- Impossible Made Possible: Encoding Intractable Specifications via Implied Domain Constraints -- 1 Introduction -- 2 Preliminaries: Mission-Time LTL and Formula-Wise Encoding -- 2.1 MLTL Formula-Wise AST Encoding Structure -- 2.2 MLTL AST Encoding Memory Requirements ch9KZJZR20 -- 3 MLTL Encoding Optimizations -- 4 Realizing Self-Reference via Slot-Based MLTL Encoding -- 5 Realizing Unboundedness via Dynamic Set Specification Unrolling -- 6 Realizing Counting via Domain-Bounded Dynamic Sets -- 7 Applying MLTL Rewrite Rules to DBDS Specifications -- 8 Impacts and Future Work -- References. Robustness Verification of Deep Neural Networks Using Star-Based Reachability Analysis with Variable-Length Time Series Input -- 1 Introduction -- 2 Preliminaries -- 2.1 Neural Network Verification Tool and Star Sets -- 2.2 Time Series and Regression Neural Network -- 2.3 Reachability of a Time Series Regression Network -- 3 Adversarial Noise -- 4 Verification Properties -- 5 Robustness Verification Problem Formulation -- 6 Reachability of Specific Layers to Allow Variable-Length Time Series Input -- 7 Experimental Setup -- 7.1 Dataset Description -- 7.2 Network Description -- 8 Experimental Results and Evaluation -- 9 Conclusion and Future Work -- References -- Testing Logical Diagrams in Power Plants: A Tale of LTL Model Checking -- 1 Introduction -- 2 Logical Diagram -- 3 LTL Encoding of Logical Diagrams -- 3.1 LTL Encoding of Logical Diagrams and Initializing Functions -- 3.2 LTL Encoding of Properties -- 4 Proofs -- 5 Evaluation and Discussion -- References -- Optimal Spare Management via Statistical Model Checking: A Case Study in Research Reactors -- 1 Introduction -- 1.1 Related Work -- 2 Spare Management for a Research Reactor -- 2.1 Research Reactor -- 2.2 Optimal Spare Management -- 2.3 System Parameters -- 2.4 Performance Metrics -- 3 Preliminaries -- 3.1 Fault Trees -- 3.2 Stochastic Priced Timed-Game Automata -- 3.3 Uppaal Stratego -- 4 Methodology -- 5 INVAP Emergency Shutdown System as an SPTGA -- 6 Analysis and Results -- 6.1 Formal Queries -- 6.2 Analysis Results -- 6.3 Discussion -- 7 Conclusion and Future Work -- References -- Applying Rely-Guarantee Reasoning on Concurrent Memory Management and Mailbox in C/OS-ii: A Case Study -- 1 Introduction -- 2 Background -- 2.1 Rely-Guarantee Reasoning -- 2.2 Concurrent Reactive System and PiCore -- 3 Kernel Services in C/OS-ii -- 3.1 Data Structure -- 3.2 Mechanism of Kernel Services. 3.3 Safety Invariants of Kernel Service -- 4 Formal Modelling of Kernel Services of C/OS-ii -- 4.1 Execution Model of C/OS-ii -- 4.2 Formal Specification of Kernel Service of C/OS-ii -- 5 Correctness and Rely-Guarantee Proof -- 6 Experience Using PiCore -- 7 Related Work and Conclusion -- References -- Conformance in the Railway Industry: Single-Input-Change Testing a EULYNX Controller -- 1 Introduction -- 2 Background -- 2.1 Point Architecture in EULYNX -- 2.2 Programmable Logic Controllers -- 2.3 Single-Input-Change Testing -- 3 Interpretation of EULYNX Specifications -- 3.1 Proposed Interpretation -- 3.2 Formal Model -- 4 From FSM to SIC-DFSM -- 4.1 SIC-DFSM -- 4.2 SIC-DFSM Derivation -- 5 Case Study -- 5.1 Pipelines -- 5.2 Results -- 5.3 Validation -- 6 Related Work -- 7 Final Remarks -- References -- Author Index. |
| Record Nr. | UNISA-996550555403316 |
Cimatti Alessandro
|
||
| Cham : , : Springer International Publishing AG, , 2023 | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
Formal Methods for Industrial Critical Systems : 28th International Conference, FMICS 2023, Antwerp, Belgium, September 20–22, 2023, Proceedings / / edited by Alessandro Cimatti, Laura Titolo
| Formal Methods for Industrial Critical Systems : 28th International Conference, FMICS 2023, Antwerp, Belgium, September 20–22, 2023, Proceedings / / edited by Alessandro Cimatti, Laura Titolo |
| Autore | Cimatti Alessandro |
| Edizione | [1st ed. 2023.] |
| Pubbl/distr/stampa | Cham : , : Springer Nature Switzerland : , : Imprint : Springer, , 2023 |
| Descrizione fisica | 1 online resource (270 pages) |
| Disciplina | 004.0151 |
| Altri autori (Persone) | TitoloLaura |
| Collana | Lecture Notes in Computer Science |
| Soggetto topico |
Compilers (Computer programs)
Software engineering Application software Artificial intelligence Computer science Computer engineering Computer networks Compilers and Interpreters Software Engineering Computer and Information Systems Applications Artificial Intelligence Theory of Computation Computer Engineering and Networks |
| ISBN |
9783031436819
3031436814 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto |
Intro -- Preface -- Organization -- Contents -- Experimenting with Formal Verification and Model-Based Development in Railways: The Case of UMC and Sparx Enterprise Architect -- 1 Introduction -- 2 Related Work -- 3 MBSD, Sparx Enterprise Architect and UMC -- 3.1 Sparx Enterprise Architect -- 3.2 UML Model Checker -- 4 Methodology -- 5 Case Study -- 5.1 Model Checking Sparx EA Models -- 6 Lessons Learned and Limitations -- 7 Conclusion -- References -- The 4SECURail Case Study on Rigorous Standard Interface Specifications -- 1 Introduction -- 2 The Demonstrator Case Study -- 2.1 The 4SECURail Case Study -- 2.2 The Formalization of the Case Study -- 3 Cost-Benefit Analysis -- 4 Discussion and Conclusions -- References -- Statistical Model Checking for P -- 1 Introduction -- 2 An Overview of P -- 2.1 An Overview of P and its Semantics -- 2.2 A Case Study: A Bike Sharing System -- 3 Statistical Model Checking with MultiVeStA -- 4 Integration of P and MultiVeStA -- 5 A Case Study -- 5.1 Verifying Quantitative Properties of the Bikes Example -- 5.2 On the Scalability of Statistical Model Checking -- 6 Concluding Remarks -- References -- Pattern-Based Verification of ROS 2 Nodes Using UPPAAL -- 1 Introduction -- 2 Background -- 2.1 ROS 2 -- 2.2 Timed Automata and UPPAAL -- 3 Modeling and Verification of ROS 2 Nodes in UPPAAL -- 4 Evaluation of Pattern-Based Verification -- 5 Related Work -- 6 Conclusions and Future Work -- References -- Configurable Model-Based Test Generation for Distributed Controllers Using Declarative Model Queries and Model Checkers -- 1 Introduction -- 2 Preliminaries -- 2.1 Railway Interlocking System and its Object Manager Subsystem -- 2.2 Component Integration and Test Generation Approach -- 2.3 VIATRA Query Language -- 3 Configuring Message Queues for Component Interactions -- 4 Property Specification Using Model Queries.
5 Practical Evaluation -- 6 Related Work -- 7 Conclusion and Future Work -- References -- Refinement of Systems with an Attacker Focus -- 1 Introduction -- 2 Modelling Systems and Attacks -- 3 Attacker Objectives -- 4 Refinement Checking -- 5 Implementation -- 6 Case Study -- 6.1 Amazon Delivery -- 6.2 Duqu Malware -- 7 Conclusion -- References -- Modelling of Hot Water Buffer Tank and Mixing Loop for an Intelligent Heat Pump Control -- 1 Introduction -- 2 Case House and Problem Statement -- 3 Buffer Tank and Mixing Loop Thermodynamics -- 4 System Modelling in Uppaal Stratego -- 4.1 Buffer Tank Modelling in Uppaal Stratego -- 4.2 Online Synthesis -- 5 Experimental Evaluation -- 5.1 Evaluation Setup -- 5.2 Buffer Tank Quality Assessment -- 5.3 Buffer Tank Evaluations with Intelligent Stratego Controller -- 5.4 Mixing Loop Evaluations with Intelligent Stratego Controller -- 6 Conclusion -- References -- Automated Property-Based Testing from AADL Component Contracts -- 1 Introduction -- 2 Background -- 3 Example -- 4 Property-Based Testing Framework Overview -- 5 GUMBOX Illustrated -- 6 Experience Report -- 7 Related Work -- 8 Conclusion -- References -- Impossible Made Possible: Encoding Intractable Specifications via Implied Domain Constraints -- 1 Introduction -- 2 Preliminaries: Mission-Time LTL and Formula-Wise Encoding -- 2.1 MLTL Formula-Wise AST Encoding Structure -- 2.2 MLTL AST Encoding Memory Requirements ch9KZJZR20 -- 3 MLTL Encoding Optimizations -- 4 Realizing Self-Reference via Slot-Based MLTL Encoding -- 5 Realizing Unboundedness via Dynamic Set Specification Unrolling -- 6 Realizing Counting via Domain-Bounded Dynamic Sets -- 7 Applying MLTL Rewrite Rules to DBDS Specifications -- 8 Impacts and Future Work -- References. Robustness Verification of Deep Neural Networks Using Star-Based Reachability Analysis with Variable-Length Time Series Input -- 1 Introduction -- 2 Preliminaries -- 2.1 Neural Network Verification Tool and Star Sets -- 2.2 Time Series and Regression Neural Network -- 2.3 Reachability of a Time Series Regression Network -- 3 Adversarial Noise -- 4 Verification Properties -- 5 Robustness Verification Problem Formulation -- 6 Reachability of Specific Layers to Allow Variable-Length Time Series Input -- 7 Experimental Setup -- 7.1 Dataset Description -- 7.2 Network Description -- 8 Experimental Results and Evaluation -- 9 Conclusion and Future Work -- References -- Testing Logical Diagrams in Power Plants: A Tale of LTL Model Checking -- 1 Introduction -- 2 Logical Diagram -- 3 LTL Encoding of Logical Diagrams -- 3.1 LTL Encoding of Logical Diagrams and Initializing Functions -- 3.2 LTL Encoding of Properties -- 4 Proofs -- 5 Evaluation and Discussion -- References -- Optimal Spare Management via Statistical Model Checking: A Case Study in Research Reactors -- 1 Introduction -- 1.1 Related Work -- 2 Spare Management for a Research Reactor -- 2.1 Research Reactor -- 2.2 Optimal Spare Management -- 2.3 System Parameters -- 2.4 Performance Metrics -- 3 Preliminaries -- 3.1 Fault Trees -- 3.2 Stochastic Priced Timed-Game Automata -- 3.3 Uppaal Stratego -- 4 Methodology -- 5 INVAP Emergency Shutdown System as an SPTGA -- 6 Analysis and Results -- 6.1 Formal Queries -- 6.2 Analysis Results -- 6.3 Discussion -- 7 Conclusion and Future Work -- References -- Applying Rely-Guarantee Reasoning on Concurrent Memory Management and Mailbox in C/OS-ii: A Case Study -- 1 Introduction -- 2 Background -- 2.1 Rely-Guarantee Reasoning -- 2.2 Concurrent Reactive System and PiCore -- 3 Kernel Services in C/OS-ii -- 3.1 Data Structure -- 3.2 Mechanism of Kernel Services. 3.3 Safety Invariants of Kernel Service -- 4 Formal Modelling of Kernel Services of C/OS-ii -- 4.1 Execution Model of C/OS-ii -- 4.2 Formal Specification of Kernel Service of C/OS-ii -- 5 Correctness and Rely-Guarantee Proof -- 6 Experience Using PiCore -- 7 Related Work and Conclusion -- References -- Conformance in the Railway Industry: Single-Input-Change Testing a EULYNX Controller -- 1 Introduction -- 2 Background -- 2.1 Point Architecture in EULYNX -- 2.2 Programmable Logic Controllers -- 2.3 Single-Input-Change Testing -- 3 Interpretation of EULYNX Specifications -- 3.1 Proposed Interpretation -- 3.2 Formal Model -- 4 From FSM to SIC-DFSM -- 4.1 SIC-DFSM -- 4.2 SIC-DFSM Derivation -- 5 Case Study -- 5.1 Pipelines -- 5.2 Results -- 5.3 Validation -- 6 Related Work -- 7 Final Remarks -- References -- Author Index. |
| Record Nr. | UNINA-9910746292003321 |
Cimatti Alessandro
|
||
| Cham : , : Springer Nature Switzerland : , : Imprint : Springer, , 2023 | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Logic-Based Program Synthesis and Transformation : 35th International Symposium, LOPSTR 2025, Rende, Italy, September 9-10, 2025, Proceedings
| Logic-Based Program Synthesis and Transformation : 35th International Symposium, LOPSTR 2025, Rende, Italy, September 9-10, 2025, Proceedings |
| Autore | Escobar Santiago |
| Edizione | [1st ed.] |
| Pubbl/distr/stampa | Cham : , : Springer, , 2025 |
| Descrizione fisica | 1 online resource (386 pages) |
| Disciplina | 005.115 |
| Altri autori (Persone) | TitoloLaura |
| Collana | Lecture Notes in Computer Science Series |
| ISBN | 3-032-04848-6 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Record Nr. | UNINA-9911047704403321 |
Escobar Santiago
|
||
| Cham : , : Springer, , 2025 | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Logic-Based Program Synthesis and Transformation : 35th International Symposium, LOPSTR 2025, Rende, Italy, September 9-10, 2025, Proceedings
| Logic-Based Program Synthesis and Transformation : 35th International Symposium, LOPSTR 2025, Rende, Italy, September 9-10, 2025, Proceedings |
| Autore | Escobar Santiago |
| Edizione | [1st ed.] |
| Pubbl/distr/stampa | Cham : , : Springer, , 2025 |
| Descrizione fisica | 1 online resource (386 pages) |
| Disciplina | 005.115 |
| Altri autori (Persone) | TitoloLaura |
| Collana | Lecture Notes in Computer Science Series |
| ISBN | 3-032-04848-6 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Record Nr. | UNISA-996678672003316 |
Escobar Santiago
|
||
| Cham : , : Springer, , 2025 | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
NASA Formal Methods : 17th International Symposium, NFM 2025, Williamsburg, VA, USA, June 11–13, 2025, Proceedings / / edited by Aaron Dutle, Laura Humphrey, Laura Titolo
| NASA Formal Methods : 17th International Symposium, NFM 2025, Williamsburg, VA, USA, June 11–13, 2025, Proceedings / / edited by Aaron Dutle, Laura Humphrey, Laura Titolo |
| Autore | Dutle Aaron |
| Edizione | [1st ed. 2025.] |
| Pubbl/distr/stampa | Cham : , : Springer Nature Switzerland : , : Imprint : Springer, , 2025 |
| Descrizione fisica | 1 online resource (820 pages) |
| Disciplina | 005.1 |
| Altri autori (Persone) |
HumphreyLaura
TitoloLaura |
| Collana | Lecture Notes in Computer Science |
| Soggetto topico |
Software engineering
Computer science Computer engineering Computer networks Artificial intelligence Computer simulation Software Engineering Theory of Computation Computer Engineering and Networks Artificial Intelligence Computer Modelling |
| ISBN | 3-031-93706-6 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Enforcing MAVLink Safety & Security Properties Via Refined Multiparty Session Types -- Process-Algebraic Semantics for Verifying Intelligent Robotic Control Software -- Towards a Safe, Verified Runtime Monitor for Embedded Systems: R2U2 in Embedded Rust -- Verification of an Anti-Unification Algorithm in PVS -- Strong Structural Bounds for MaxSAT: The Fine Details of Using Neuromorphic and Quantum Hardware Accelerators -- Vellvm: Formalizing the Informal LLVM (Experience Report) -- Eliminating flakiness: deterministic control for validating nondeterministic Asmeta specifications -- Mode-based Reactive Synthesis -- Reusable Formal Verification of DAG-based Consensus Protocols -- A Streamlined, Formal Approach to Requirements-based Testing -- Formally Proving Invariant Systemic Properties of Control Programs Using Ghost Code and Integral Quadratic Constraints -- Querying Labeled Time Series Data with Scenario Programs -- Formal Verification as a Service: A CERN-GSI Case Study -- Formal Verification of Composite Field Multipliers for Information-Theoretically Secure Radio Communication in Spacecraft Control -- Rare Event Simulation for Stochastic Hybrid Systems using Symbolic Importance Functions -- Algorithmic Analysis of Event-B in Rewriting Logic -- HyTwin: A Formal Semantics for Digital Twin Interventions in ICS Based on Time-to-Violation -- Language Partitioning for Mission-time Linear Temporal Logic -- Visualizing Temporal Interval Hierarchies -- Mechanized RS274 semantics for additive manufacturing -- An SMT Formalization of Mixed-Precision Matrix Multiplication (Modeling Three Generations of Tensor Cores) -- TRACE: Toolkit for Requirements Analysis, Capture, and Elicitation -- Extending Dynamic Logics with First-Class Relational Reasoning -- Automata Size Reduction by Procedure Finding. |
| Record Nr. | UNINA-9911009341903321 |
Dutle Aaron
|
||
| Cham : , : Springer Nature Switzerland : , : Imprint : Springer, , 2025 | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
NASA Formal Methods : 17th International Symposium, NFM 2025, Williamsburg, VA, USA, June 11–13, 2025, Proceedings / / edited by Aaron Dutle, Laura Humphrey, Laura Titolo
| NASA Formal Methods : 17th International Symposium, NFM 2025, Williamsburg, VA, USA, June 11–13, 2025, Proceedings / / edited by Aaron Dutle, Laura Humphrey, Laura Titolo |
| Autore | Dutle Aaron |
| Edizione | [1st ed. 2025.] |
| Pubbl/distr/stampa | Cham : , : Springer Nature Switzerland : , : Imprint : Springer, , 2025 |
| Descrizione fisica | 1 online resource (820 pages) |
| Disciplina | 005.1 |
| Altri autori (Persone) |
HumphreyLaura
TitoloLaura |
| Collana | Lecture Notes in Computer Science |
| Soggetto topico |
Software engineering
Computer science Computer engineering Computer networks Artificial intelligence Computer simulation Software Engineering Theory of Computation Computer Engineering and Networks Artificial Intelligence Computer Modelling |
| ISBN | 3-031-93706-6 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Enforcing MAVLink Safety & Security Properties Via Refined Multiparty Session Types -- Process-Algebraic Semantics for Verifying Intelligent Robotic Control Software -- Towards a Safe, Verified Runtime Monitor for Embedded Systems: R2U2 in Embedded Rust -- Verification of an Anti-Unification Algorithm in PVS -- Strong Structural Bounds for MaxSAT: The Fine Details of Using Neuromorphic and Quantum Hardware Accelerators -- Vellvm: Formalizing the Informal LLVM (Experience Report) -- Eliminating flakiness: deterministic control for validating nondeterministic Asmeta specifications -- Mode-based Reactive Synthesis -- Reusable Formal Verification of DAG-based Consensus Protocols -- A Streamlined, Formal Approach to Requirements-based Testing -- Formally Proving Invariant Systemic Properties of Control Programs Using Ghost Code and Integral Quadratic Constraints -- Querying Labeled Time Series Data with Scenario Programs -- Formal Verification as a Service: A CERN-GSI Case Study -- Formal Verification of Composite Field Multipliers for Information-Theoretically Secure Radio Communication in Spacecraft Control -- Rare Event Simulation for Stochastic Hybrid Systems using Symbolic Importance Functions -- Algorithmic Analysis of Event-B in Rewriting Logic -- HyTwin: A Formal Semantics for Digital Twin Interventions in ICS Based on Time-to-Violation -- Language Partitioning for Mission-time Linear Temporal Logic -- Visualizing Temporal Interval Hierarchies -- Mechanized RS274 semantics for additive manufacturing -- An SMT Formalization of Mixed-Precision Matrix Multiplication (Modeling Three Generations of Tensor Cores) -- TRACE: Toolkit for Requirements Analysis, Capture, and Elicitation -- Extending Dynamic Logics with First-Class Relational Reasoning -- Automata Size Reduction by Procedure Finding. |
| Record Nr. | UNISA-996664549803316 |
Dutle Aaron
|
||
| Cham : , : Springer Nature Switzerland : , : Imprint : Springer, , 2025 | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||