Info
- Utilizzare la checkbox di selezione a fianco di ciascun documento per attivare le funzionalità di stampa, invio email, download nei formati disponibili del (i) record.
Languages and Compilers for High Performance Computing [[electronic resource] ] : 17th International Workshop, LCPC 2004, West Lafayette, IN, USA, September 22-24, 2004, Revised Selected Papers / / edited by Rudolf Eigenmann, Zhiyuan Li, Samuel P. Midkiff
| Languages and Compilers for High Performance Computing [[electronic resource] ] : 17th International Workshop, LCPC 2004, West Lafayette, IN, USA, September 22-24, 2004, Revised Selected Papers / / edited by Rudolf Eigenmann, Zhiyuan Li, Samuel P. Midkiff |
| Edizione | [First edition. 2005.] |
| Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2005 |
| Descrizione fisica | 1 online resource (X, 494 pages) |
| Disciplina | 004/.35 |
| Collana | Theoretical Computer Science and General Issues |
| Soggetto topico |
Compilers (Computer programs)
Computer programming Computer science Computer networks Computer arithmetic and logic units Artificial intelligence - Data processing Compilers and Interpreters Programming Techniques Theory of Computation Computer Communication Networks Arithmetic and Logic Structures Data Science |
| Formato | Materiale a stampa  |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Experiences in Using Cetus for Source-to-Source Transformations -- The LLVM Compiler Framework and Infrastructure Tutorial -- An Overview of the Open Research Compiler -- Trimaran: An Infrastructure for Research in Instruction-Level Parallelism -- Phase-Based Miss Rate Prediction Across Program Inputs -- Speculative Subword Register Allocation in Embedded Processors -- Empirical Performance-Model Driven Data Layout Optimization -- Implementation of Parallel Numerical Algorithms Using Hierarchically Tiled Arrays -- A Geometric Approach for Partitioning N-Dimensional Non-rectangular Iteration Spaces -- JuliusC: A Practical Approach for the Analysis of Divide-and-Conquer Algorithms -- Exploiting Parallelism in Memory Operations for Code Optimization -- An ILP-Based Approach to Locality Optimization -- A Code Isolator: Isolating Code Fragments from Large Programs -- The Use of Traces for Inlining in Java Programs -- A Practical MHP Information Analysis for Concurrent Java Programs -- Efficient Computation of Communicator Variables for Programs with Unstructured Parallelism -- Compiling High-Level Languages for Vector Architectures -- HiLO: High Level Optimization of FFTs -- Applying Loop Optimizations to Object-Oriented Abstractions Through General Classification of Array Semantics -- MSA: Multiphase Specifically Shared Arrays -- Supporting SQL-3 Aggregations on Grid-Based Data Repositories -- Supporting XML Based High-Level Abstractions on HDF5 Datasets: A Case Study in Automatic Data Virtualization -- Performance of OSCAR Multigrain Parallelizing Compiler on SMP Servers -- Experiences with Co-array Fortran on Hardware Shared Memory Platforms -- Experiments with Auto-Parallelizing SPEC2000FP Benchmarks -- An Offline Approach for Whole-Program Paths Analysis Using Suffix Arrays -- Automatic Parallelization Using the Value Evolution Graph -- A New Dependence Test Based on Shape Analysis for Pointer-Based Codes -- Partial Value Number Redundancy Elimination -- Overflow Controlled SIMD Arithmetic -- Branch Strategies to Optimize Decision Trees for Wide-Issue Architectures -- Extending the Applicability of Scalar Replacement to Multiple Induction Variables -- Power-Aware Scheduling for Parallel Security Processors with Analytical Models. |
| Record Nr. | UNISA-996466170403316 |
| Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2005 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
Languages and Compilers for Parallel Computing [[electronic resource] ] : 10th International Workshop, LCPC'97, Minneapolis, Minnesota, USA, August 7-9, 1997. Proceedings / / edited by Zhiyuan Li, Pen-Chung Yew, Siddharta Chatterjee, Chua-Huang Huang, P. Sadayappan, David Sehr
| Languages and Compilers for Parallel Computing [[electronic resource] ] : 10th International Workshop, LCPC'97, Minneapolis, Minnesota, USA, August 7-9, 1997. Proceedings / / edited by Zhiyuan Li, Pen-Chung Yew, Siddharta Chatterjee, Chua-Huang Huang, P. Sadayappan, David Sehr |
| Edizione | [1st ed. 1998.] |
| Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1998 |
| Descrizione fisica | 1 online resource (XII, 440 p.) |
| Disciplina | 005.13 |
| Collana | Lecture Notes in Computer Science |
| Soggetto topico |
Programming languages (Electronic computers)
Architecture, Computer Computer programming Computers Arithmetic and logic units, Computer Programming Languages, Compilers, Interpreters Computer System Implementation Programming Techniques Computation by Abstract Devices Arithmetic and Logic Structures |
| ISBN | 3-540-69788-8 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Quantifying the multi-level nature of tiling interactions -- Reuse-driven tiling for data locality -- Table-lookup approach for compiling two-level data-processor mappings in HPF -- Code generation for complex subscripts in data-parallel programs -- Automatic data decomposition for message-passing machines -- Program analysis of overlap area usage in self-similar parallel programs -- Analysis and optimization of explicity parallel programs using the parallel program graph representation -- Concurrent static single assignment form and constant propagation for explicitly parallel programs -- Identifying DEF/USE information of statements that construct and traverse dynamic recursive data structures -- Program optimization for concurrent multithreaded architectures -- Interactive compilation and performance analysis with URSA MINOR -- The SPNT test: A new technology for run-time speculative parallelization of loops -- Lowering HPF procedure interface to a canonical representation -- PCRC-based HPF compilation -- Data parallel language extensions for exploiting locality in irregular problems -- Simplifying control flow in compiler-generated parallel code -- Reducing synchronization overhead for compiler-parallelized codes on software DSMs (extended abstract) -- An array data flow analysis based communication optimizer -- A compiler abstraction for machine independent parallel communication generation -- The aggregate function API: It's not just for PAPERS anymore -- Definition of the F?? extension to fortran 90 -- Exploiting parallelism through directives on the nano-threads programming model -- “Optimal” parallelism through integration of data and control parallelism: A case study in complete parallelization -- Java as a language for scientific parallel programming -- Experiences with loop parallelization in javar (A prototype restructuring compiler for java) -- NAMD: A case study in multilingual parallel programming -- A unified software pipeline construction scheme for modulo scheduled loops -- A systematic approach to branch speculation -- Integrating automatic data alignment and array operation synthesis to optimize data parallel programs -- A compiler for the ibm scalable shared memory project machine — extended abstract -- Automatic data layout with read-only replication and memory constraints -- Static analysis of recursive data structures. |
| Record Nr. | UNISA-996466078803316 |
| Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1998 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. di Salerno | ||
| ||
Languages and Compilers for Parallel Computing : 10th International Workshop, LCPC'97, Minneapolis, Minnesota, USA, August 7-9, 1997. Proceedings / / edited by Zhiyuan Li, Pen-Chung Yew, Siddharta Chatterjee, Chua-Huang Huang, P. Sadayappan, David Sehr
| Languages and Compilers for Parallel Computing : 10th International Workshop, LCPC'97, Minneapolis, Minnesota, USA, August 7-9, 1997. Proceedings / / edited by Zhiyuan Li, Pen-Chung Yew, Siddharta Chatterjee, Chua-Huang Huang, P. Sadayappan, David Sehr |
| Edizione | [1st ed. 1998.] |
| Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1998 |
| Descrizione fisica | 1 online resource (XII, 440 p.) |
| Disciplina | 005.13 |
| Collana | Lecture Notes in Computer Science |
| Soggetto topico |
Programming languages (Electronic computers)
Computer architecture Computer programming Computers Computer arithmetic and logic units Programming Languages, Compilers, Interpreters Computer System Implementation Programming Techniques Computation by Abstract Devices Arithmetic and Logic Structures |
| ISBN | 3-540-69788-8 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Quantifying the multi-level nature of tiling interactions -- Reuse-driven tiling for data locality -- Table-lookup approach for compiling two-level data-processor mappings in HPF -- Code generation for complex subscripts in data-parallel programs -- Automatic data decomposition for message-passing machines -- Program analysis of overlap area usage in self-similar parallel programs -- Analysis and optimization of explicity parallel programs using the parallel program graph representation -- Concurrent static single assignment form and constant propagation for explicitly parallel programs -- Identifying DEF/USE information of statements that construct and traverse dynamic recursive data structures -- Program optimization for concurrent multithreaded architectures -- Interactive compilation and performance analysis with URSA MINOR -- The SPNT test: A new technology for run-time speculative parallelization of loops -- Lowering HPF procedure interface to a canonical representation -- PCRC-based HPF compilation -- Data parallel language extensions for exploiting locality in irregular problems -- Simplifying control flow in compiler-generated parallel code -- Reducing synchronization overhead for compiler-parallelized codes on software DSMs (extended abstract) -- An array data flow analysis based communication optimizer -- A compiler abstraction for machine independent parallel communication generation -- The aggregate function API: It's not just for PAPERS anymore -- Definition of the F?? extension to fortran 90 -- Exploiting parallelism through directives on the nano-threads programming model -- “Optimal” parallelism through integration of data and control parallelism: A case study in complete parallelization -- Java as a language for scientific parallel programming -- Experiences with loop parallelization in javar (A prototype restructuring compiler for java) -- NAMD: A case study in multilingual parallel programming -- A unified software pipeline construction scheme for modulo scheduled loops -- A systematic approach to branch speculation -- Integrating automatic data alignment and array operation synthesis to optimize data parallel programs -- A compiler for the ibm scalable shared memory project machine — extended abstract -- Automatic data layout with read-only replication and memory constraints -- Static analysis of recursive data structures. |
| Record Nr. | UNINA-9910767524403321 |
| Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1998 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||