Architecture of Computing Systems - ARCS 2010 [[electronic resource] ] : 23rd International Conference, Hannover, Germany, February 22-25, 2010, Proceedings / / edited by Christian Müller-Schloer, Wolfgang Karl, Sami Yehia |
Edizione | [1st ed. 2010.] |
Pubbl/distr/stampa | Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2010 |
Descrizione fisica | 1 online resource (XIII, 247 p. 105 illus.) |
Disciplina | 004.6 |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer networks
Computer engineering Computer systems Operating systems (Computers) Software engineering Application software Computer Communication Networks Computer Engineering and Networks Computer System Implementation Operating Systems Software Engineering Computer and Information Systems Applications |
ISBN |
1-280-38581-2
9786613563736 3-642-11950-6 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Keynote -- HyVM - Hybrid Virtual Machines - Efficient Use of Future Heterogeneous Chip Multiprocessors -- Processor Design -- How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable In-Order SMT -- Complexity-Effective Rename Table Design for Rapid Speculation Recovery -- An Embedded GC Module with Support for Multiple Mutators and Weak References -- Embedded Systems -- A Hierarchical Distributed Control for Power and Performances Optimization of Embedded Systems -- Autonomic Workload Management for Multi-core Processor Systems -- Firefly Flashing Synchronization as Inspiration for Self-synchronization of Walking Robot Gait Patterns Using a Decentralized Robot Control Architecture -- Organic Computing and Self-organization -- The JoSchKa System: Organic Job Distribution in Heterogeneous and Unreliable Environments -- On Deadlocks and Fairness in Self-organizing Resource-Flow Systems -- Ad-Hoc Information Spread between Mobile Devices: A Case Study in Analytical Modeling of Controlled Self-organization in IT Systems -- Processor Design and Transactional Memory -- MLP-Aware Instruction Queue Resizing: The Key to Power-Efficient Performance -- Exploiting Inactive Rename Slots for Detecting Soft Errors -- Efficient Transaction Nesting in Hardware Transactional Memory -- Energy Management in Distributed Environments and Ad-Hoc Grids -- Decentralized Energy-Management to Control Smart-Home Architectures -- EnergySaving Cluster Roll: Power Saving System for Clusters -- Effect of the Degree of Neighborhood on Resource Discovery in Ad Hoc Grids -- Performance Modelling and Benchmarking -- Compiler-Directed Performance Model Construction for Parallel Programs -- A Method for Accurate High-Level Performance Evaluation of MPSoC Architectures Using Fine-Grained Generated Traces -- JetBench: An Open Source Real-time Multiprocessor Benchmark -- Accelerators and GPUs -- A Tightly Coupled Accelerator Infrastructure for Exact Arithmetics -- Optimizing Stencil Application on Multi-thread GPU Architecture Using Stream Programming Model. |
Record Nr. | UNISA-996465279703316 |
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2010 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. di Salerno | ||
|
Architecture of computing systems - ARCS 2010 : 23rd international conference, Hannover, Germany, February 22-25, 2010 : proceedings / / Christian Muller-Schloer, Wolfgang Karl, Sami Yehia (eds.) |
Edizione | [1st ed. 2010.] |
Pubbl/distr/stampa | Berlin, : Springer, c2010 |
Descrizione fisica | 1 online resource (XIII, 247 p. 105 illus.) |
Disciplina | 004.22 |
Altri autori (Persone) |
Muller-SchloerC <1950-> (Christian)
KarlWolfgang YehiaSami |
Collana |
Lecture notes in computer science
LNCS sublibrary: SL 1 - Theoretical computer science and general issues |
Soggetto topico |
Computer architecture
Computer systems |
ISBN |
1-280-38581-2
9786613563736 3-642-11950-6 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Keynote -- HyVM - Hybrid Virtual Machines - Efficient Use of Future Heterogeneous Chip Multiprocessors -- Processor Design -- How to Enhance a Superscalar Processor to Provide Hard Real-Time Capable In-Order SMT -- Complexity-Effective Rename Table Design for Rapid Speculation Recovery -- An Embedded GC Module with Support for Multiple Mutators and Weak References -- Embedded Systems -- A Hierarchical Distributed Control for Power and Performances Optimization of Embedded Systems -- Autonomic Workload Management for Multi-core Processor Systems -- Firefly Flashing Synchronization as Inspiration for Self-synchronization of Walking Robot Gait Patterns Using a Decentralized Robot Control Architecture -- Organic Computing and Self-organization -- The JoSchKa System: Organic Job Distribution in Heterogeneous and Unreliable Environments -- On Deadlocks and Fairness in Self-organizing Resource-Flow Systems -- Ad-Hoc Information Spread between Mobile Devices: A Case Study in Analytical Modeling of Controlled Self-organization in IT Systems -- Processor Design and Transactional Memory -- MLP-Aware Instruction Queue Resizing: The Key to Power-Efficient Performance -- Exploiting Inactive Rename Slots for Detecting Soft Errors -- Efficient Transaction Nesting in Hardware Transactional Memory -- Energy Management in Distributed Environments and Ad-Hoc Grids -- Decentralized Energy-Management to Control Smart-Home Architectures -- EnergySaving Cluster Roll: Power Saving System for Clusters -- Effect of the Degree of Neighborhood on Resource Discovery in Ad Hoc Grids -- Performance Modelling and Benchmarking -- Compiler-Directed Performance Model Construction for Parallel Programs -- A Method for Accurate High-Level Performance Evaluation of MPSoC Architectures Using Fine-Grained Generated Traces -- JetBench: An Open Source Real-time Multiprocessor Benchmark -- Accelerators and GPUs -- A Tightly Coupled Accelerator Infrastructure for Exact Arithmetics -- Optimizing Stencil Application on Multi-thread GPU Architecture Using Stream Programming Model. |
Record Nr. | UNINA-9910484597403321 |
Berlin, : Springer, c2010 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|
Architecture of Computing Systems - ARCS 2017 [[electronic resource] ] : 30th International Conference, Vienna, Austria, April 3–6, 2017, Proceedings / / edited by Jens Knoop, Wolfgang Karl, Martin Schulz, Koji Inoue, Thilo Pionteck |
Edizione | [1st ed. 2017.] |
Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2017 |
Descrizione fisica | 1 online resource (XIII, 262 p. 100 illus.) |
Disciplina | 004.22 |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer networks
Computer systems Algorithms Software engineering Application software Computer science Computer Communication Networks Computer System Implementation Software Engineering Computer and Information Systems Applications Theory of Computation |
ISBN | 3-319-54999-5 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Resilience -- Accelerators -- Performance -- Memory systems -- Parallelism and many-core -- Scheduling -- Power/energy. |
Record Nr. | UNISA-996466334103316 |
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2017 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. di Salerno | ||
|
Architecture of Computing Systems - ARCS 2017 : 30th International Conference, Vienna, Austria, April 3–6, 2017, Proceedings / / edited by Jens Knoop, Wolfgang Karl, Martin Schulz, Koji Inoue, Thilo Pionteck |
Edizione | [1st ed. 2017.] |
Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2017 |
Descrizione fisica | 1 online resource (XIII, 262 p. 100 illus.) |
Disciplina | 004.22 |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer networks
Computer systems Algorithms Software engineering Application software Computer science Computer Communication Networks Computer System Implementation Software Engineering Computer and Information Systems Applications Theory of Computation |
ISBN | 3-319-54999-5 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Resilience -- Accelerators -- Performance -- Memory systems -- Parallelism and many-core -- Scheduling -- Power/energy. |
Record Nr. | UNINA-9910485015603321 |
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2017 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|
Architecture of Computing Systems -- ARCS 2014 [[electronic resource] ] : 27th International Conference, Lübeck, Germany, February 25-28, 2014, Proceedings / / edited by Erik Maehle, Kay Römer, Wolfgang Karl, Eduardo Tovar |
Edizione | [1st ed. 2014.] |
Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2014 |
Descrizione fisica | 1 online resource (XV, 245 p. 105 illus.) : online resource |
Disciplina | 004.22 |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer networks
Computer systems Operating systems (Computers) Software engineering Application software Information storage and retrieval systems Computer Communication Networks Computer System Implementation Operating Systems Software Engineering Computer and Information Systems Applications Information Storage and Retrieval |
ISBN | 3-319-04891-0 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Resource-Aware Harris Corner Detection Based on Adaptive Pruning -- Victim Selection Policies for Intel TBB: Overheads and Energy Footprint -- Non-preemptive Scheduling of Real-Time Software Transactional Memory -- Trust-Enhanced Self-configuration for Organic Computing Systems -- Estimation of Reward and Decision Making for Trust-Adaptive Agents in Normative Environments -- An Adaptive Personal Learning Environment Architecture -- Middleware for Dynamically Adaptive Systems -- Mahler: Sketch-Based Model-Driven Virtual Prototyping -- Formal Architecture Specification for Time Analysis -- Hardware APIs: A Software-Centric Approach for Automated Derivation of MPSoC Hardware Structures Based on Static Code Analysis -- uBuild: Automated Testing and Performance Evaluation of Embedded Linux Systems -- A Two-Tier Design Space Exploration Algorithm to Construct a GPU Performance Predictor -- A Sensor Network Architecture for Urban Traffic State Estimation with Mixed Eulerian/Lagrangian Sensing Based on Distributed Computing -- From Smart Clothing to Smart Table Cloth: Design and Implementation of a Large Scale, Textile Pressure Matrix Sensor -- Performance Isolation Exposure in Virtualized Platforms with PCI Passthrough I/O Sharing -- 3D DRAM and PCMs in Processor Memory Hierarchy -- A Service-Oriented Architecture for Virtualizing Robots in Robot-as-a-Service Clouds -- Towards Code Safety with High Performance -- Detecting Compromised Programs for Embedded System Applications -- Independent Kernel/Process Checkpointing on Non-Volatile Main Memory for Quick Kernel Rejuvenation. |
Record Nr. | UNISA-996205178203316 |
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2014 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. di Salerno | ||
|
Architecture of Computing Systems -- ARCS 2014 : 27th International Conference, Lübeck, Germany, February 25-28, 2014, Proceedings / / edited by Erik Maehle, Kay Römer, Wolfgang Karl, Eduardo Tovar |
Edizione | [1st ed. 2014.] |
Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2014 |
Descrizione fisica | 1 online resource (XV, 245 p. 105 illus.) : online resource |
Disciplina | 004.22 |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer networks
Computer systems Operating systems (Computers) Software engineering Application software Information storage and retrieval systems Computer Communication Networks Computer System Implementation Operating Systems Software Engineering Computer and Information Systems Applications Information Storage and Retrieval |
ISBN | 3-319-04891-0 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Resource-Aware Harris Corner Detection Based on Adaptive Pruning -- Victim Selection Policies for Intel TBB: Overheads and Energy Footprint -- Non-preemptive Scheduling of Real-Time Software Transactional Memory -- Trust-Enhanced Self-configuration for Organic Computing Systems -- Estimation of Reward and Decision Making for Trust-Adaptive Agents in Normative Environments -- An Adaptive Personal Learning Environment Architecture -- Middleware for Dynamically Adaptive Systems -- Mahler: Sketch-Based Model-Driven Virtual Prototyping -- Formal Architecture Specification for Time Analysis -- Hardware APIs: A Software-Centric Approach for Automated Derivation of MPSoC Hardware Structures Based on Static Code Analysis -- uBuild: Automated Testing and Performance Evaluation of Embedded Linux Systems -- A Two-Tier Design Space Exploration Algorithm to Construct a GPU Performance Predictor -- A Sensor Network Architecture for Urban Traffic State Estimation with Mixed Eulerian/Lagrangian Sensing Based on Distributed Computing -- From Smart Clothing to Smart Table Cloth: Design and Implementation of a Large Scale, Textile Pressure Matrix Sensor -- Performance Isolation Exposure in Virtualized Platforms with PCI Passthrough I/O Sharing -- 3D DRAM and PCMs in Processor Memory Hierarchy -- A Service-Oriented Architecture for Virtualizing Robots in Robot-as-a-Service Clouds -- Towards Code Safety with High Performance -- Detecting Compromised Programs for Embedded System Applications -- Independent Kernel/Process Checkpointing on Non-Volatile Main Memory for Quick Kernel Rejuvenation. |
Record Nr. | UNINA-9910484879403321 |
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2014 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|
Architecture of Computing Systems – ARCS 2015 [[electronic resource] ] : 28th International Conference, Porto, Portugal, March 24-27, 2015, Proceedings / / edited by Luís Miguel Pinho Pinho, Wolfgang Karl, Albert Cohen, Uwe Brinkschulte |
Edizione | [1st ed. 2015.] |
Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2015 |
Descrizione fisica | 1 online resource (XVIII, 249 p. 19 illus.) |
Disciplina | 004.22 |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer networks
Computer systems Operating systems (Computers) Software engineering Application software Algorithms Computer Communication Networks Computer System Implementation Operating Systems Software Engineering Computer and Information Systems Applications |
ISBN | 3-319-16086-9 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Hardware -- Design -- Applications -- Trust and privacy -- Real-time issues.- Best papers session. |
Record Nr. | UNISA-996200348303316 |
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2015 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. di Salerno | ||
|
Architecture of Computing Systems – ARCS 2015 : 28th International Conference, Porto, Portugal, March 24-27, 2015, Proceedings / / edited by Luís Miguel Pinho Pinho, Wolfgang Karl, Albert Cohen, Uwe Brinkschulte |
Edizione | [1st ed. 2015.] |
Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2015 |
Descrizione fisica | 1 online resource (XVIII, 249 p. 19 illus.) |
Disciplina | 004.22 |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer networks
Computer systems Operating systems (Computers) Software engineering Application software Algorithms Computer Communication Networks Computer System Implementation Operating Systems Software Engineering Computer and Information Systems Applications |
ISBN | 3-319-16086-9 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Hardware -- Design -- Applications -- Trust and privacy -- Real-time issues.- Best papers session. |
Record Nr. | UNINA-9910484757103321 |
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2015 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|
Architecture of Computing Systems – ARCS 2020 [[electronic resource] ] : 33rd International Conference, Aachen, Germany, May 25–28, 2020, Proceedings / / edited by André Brinkmann, Wolfgang Karl, Stefan Lankes, Sven Tomforde, Thilo Pionteck, Carsten Trinitis |
Edizione | [1st ed. 2020.] |
Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2020 |
Descrizione fisica | 1 online resource (XII, 257 p. 112 illus., 62 illus. in color.) |
Disciplina | 004.22 |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer networks
Computer systems Microprocessors Computer architecture Computer input-output equipment Computer Communication Networks Computer System Implementation Processor Architectures Input/Output and Data Communications |
ISBN | 3-030-52794-8 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Main Conference -- Approximate Data Dependence Pro ling based on Abstract Interval and Congruent Domains -- Evaluating Dynamic Task Scheduling with Priorities and Adaptive Aging in a Task-based Runtime System -- An Architecture for Solving the Eigenvalue Problem on Embedded FPGAs -- ECC Memory for Fault Tolerant RISC-V Processors -- 3D Optimisation of Software Application Mappings on Heterogeneous MPSoCs -- Towards a Priority-Based Task Distribution Strategy for an Artificial Hormone System -- He..ro DB: A Concept for Parallel Data Processing on Heterogeneous Hardware -- Investigating Transactional Memory for High Performance Embedded Systems -- X-CEL: A Method to Estimate Near-Memory Acceleration Potential in Tile-based MPSoCs -- Engineering an Optimized Instruction Set Architecture for AMIDAR Processors -- Scaling Logic Locking Schemes to Multi-Module Hardware Designs -- Exploration of Power Domain Partitioning with Concurrent Task Mapping and Scheduling for Application-specific Multi-core SoCs -- FORMUS3IC Workshop -- Scalable, Decentralized Battery Management System Based on Self-Organizing Nodes -- Security Improvements by Separating the Cryptographic Protocol from the Network Stack onto a Multi-MCU Architecture -- Equally Distributed Bus-Communication Access Rights for Inter MCU Communication using Multimaster SPI -- Workshop on Computer Architectures in Space (CompSpace) -- On the Evaluation of SEU Effects on AXI Interconnect within AP-SoCs -- Satellite Onboard Data Reduction using a Risc-V core inside an RTG4-based Data Processing Pipeline -- Workshop on Parallel Systems and Algorithms (PASA) -- Accelerating Real-Time Applications with Predictable Work-Stealing. |
Record Nr. | UNISA-996418307303316 |
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2020 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. di Salerno | ||
|
Architecture of Computing Systems – ARCS 2020 : 33rd International Conference, Aachen, Germany, May 25–28, 2020, Proceedings / / edited by André Brinkmann, Wolfgang Karl, Stefan Lankes, Sven Tomforde, Thilo Pionteck, Carsten Trinitis |
Edizione | [1st ed. 2020.] |
Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2020 |
Descrizione fisica | 1 online resource (XII, 257 p. 112 illus., 62 illus. in color.) |
Disciplina | 004.22 |
Collana | Theoretical Computer Science and General Issues |
Soggetto topico |
Computer networks
Computer systems Microprocessors Computer architecture Computer input-output equipment Computer Communication Networks Computer System Implementation Processor Architectures Input/Output and Data Communications |
ISBN | 3-030-52794-8 |
Formato | Materiale a stampa |
Livello bibliografico | Monografia |
Lingua di pubblicazione | eng |
Nota di contenuto | Main Conference -- Approximate Data Dependence Pro ling based on Abstract Interval and Congruent Domains -- Evaluating Dynamic Task Scheduling with Priorities and Adaptive Aging in a Task-based Runtime System -- An Architecture for Solving the Eigenvalue Problem on Embedded FPGAs -- ECC Memory for Fault Tolerant RISC-V Processors -- 3D Optimisation of Software Application Mappings on Heterogeneous MPSoCs -- Towards a Priority-Based Task Distribution Strategy for an Artificial Hormone System -- He..ro DB: A Concept for Parallel Data Processing on Heterogeneous Hardware -- Investigating Transactional Memory for High Performance Embedded Systems -- X-CEL: A Method to Estimate Near-Memory Acceleration Potential in Tile-based MPSoCs -- Engineering an Optimized Instruction Set Architecture for AMIDAR Processors -- Scaling Logic Locking Schemes to Multi-Module Hardware Designs -- Exploration of Power Domain Partitioning with Concurrent Task Mapping and Scheduling for Application-specific Multi-core SoCs -- FORMUS3IC Workshop -- Scalable, Decentralized Battery Management System Based on Self-Organizing Nodes -- Security Improvements by Separating the Cryptographic Protocol from the Network Stack onto a Multi-MCU Architecture -- Equally Distributed Bus-Communication Access Rights for Inter MCU Communication using Multimaster SPI -- Workshop on Computer Architectures in Space (CompSpace) -- On the Evaluation of SEU Effects on AXI Interconnect within AP-SoCs -- Satellite Onboard Data Reduction using a Risc-V core inside an RTG4-based Data Processing Pipeline -- Workshop on Parallel Systems and Algorithms (PASA) -- Accelerating Real-Time Applications with Predictable Work-Stealing. |
Record Nr. | UNINA-9910413447703321 |
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2020 | ||
Materiale a stampa | ||
Lo trovi qui: Univ. Federico II | ||
|