High-speed decoders for polar codes / / by Pascal Giard, Claude Thibeault, Warren J. Gross
(Visualizza in formato marc)
(Visualizza in BIBFRAME)
| Autore: |
Giard Pascal
|
| Titolo: |
High-speed decoders for polar codes / / by Pascal Giard, Claude Thibeault, Warren J. Gross
|
| Pubblicazione: | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2017 |
| Edizione: | 1st ed. 2017. |
| Descrizione fisica: | 1 online resource (XVIII, 98 p. 34 illus., 29 illus. in color.) |
| Disciplina: | 003.54 |
| Soggetto topico: | Coding theory |
| Information theory | |
| Electrical engineering | |
| Electronic circuits | |
| Signal processing | |
| Image processing | |
| Speech processing systems | |
| Coding and Information Theory | |
| Communications Engineering, Networks | |
| Circuits and Systems | |
| Signal, Image and Speech Processing | |
| Persona (resp. second.): | ThibeaultClaude |
| GrossWarren J | |
| Nota di bibliografia: | Includes bibliographical references and index. |
| Nota di contenuto: | 1 Polar Codes -- 2 Fast Low-Complexity Hardware Decoders for Low-Rate Polar Codes -- 3 Low-Latency Software Polar Decoders -- 4 Unrolled Hardware Architectures for Polar Decoders -- 5 Multi-mode Unrolled Polar Decoding -- 6 Conclusion and Future Work -- References -- Index. |
| Sommario/riassunto: | A new class of provably capacity achieving error-correction codes, polar codes are suitable for many problems, such as lossless and lossy source coding, problems with side information, multiple access channel, etc. The first comprehensive book on the implementation of decoders for polar codes, the authors take a tutorial approach to explain the practical decoder implementation challenges and trade-offs in either software or hardware. They also demonstrate new trade-offs in latency, throughput, and complexity in software implementations for high-performance computing and GPGPUs, and hardware implementations using custom processing elements, full-custom application-specific integrated circuits (ASICs), and field-programmable-gate arrays (FPGAs). Presenting a good overview of this research area and future directions, High-Speed Decoders for Polar Codes is perfect for any researcher or SDR practitioner looking into implementing efficient decoders for polar codes, as well as students and professors in a modern error correction class. As polar codes have been accepted to protect the control channel in the next-generation mobile communication standard (5G) developed by the 3GPP, the audience includes engineers who will have to implement decoders for such codes and hardware engineers designing the backbone of communication networks. |
| Titolo autorizzato: | High-Speed Decoders for Polar Codes |
| ISBN: | 3-319-59782-5 |
| Formato: | Materiale a stampa  |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione: | Inglese |
| Record Nr.: | 9910254831303321 |
| Lo trovi qui: | Univ. Federico II |
| Opac: | Controlla la disponibilità qui |