Info
- Utilizzare la checkbox di selezione a fianco di ciascun documento per attivare le funzionalità di stampa, invio email, download nei formati disponibili del (i) record.
CAD for Hardware Security [[electronic resource] /] / by Farimah Farahmandi, M. Sazadur Rahman, Sree Ranjani Rajendran, Mark Tehranipoor
| CAD for Hardware Security [[electronic resource] /] / by Farimah Farahmandi, M. Sazadur Rahman, Sree Ranjani Rajendran, Mark Tehranipoor |
| Autore | Farahmandi Farimah |
| Edizione | [1st ed. 2023.] |
| Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2023 |
| Descrizione fisica | 1 online resource (415 pages) |
| Disciplina | 005.8 |
| Soggetto topico |
Electronic circuits
Internet of things Microprocessors Computer architecture Electronic Circuits and Systems Internet of Things Processor Architectures |
| Soggetto non controllato | Mathematics |
| ISBN | 3-031-26896-2 |
| Formato | Materiale a stampa  |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Introduction -- CAD for Information Leakage Assessment -- CAD for Power Side Channel Leakage Assessment -- CAD for Electromagnetic Radiation Leakage Assessment -- CAD for Timing Leakage Assessment -- CAD for Fault Injection Attack Analysis -- CAD for Obfuscation -- CAD for Watermarking -- CAD for HW Metering -- CAD for Detecting HLS Vulnerabilities -- CAD for Counterfeit Detection and Prevention -- CAD for Trojan Detection and Prevention -- CAD for Physical Assurance -- CAD for Anti-Probing -- CAD for Formal Security Verification -- CAD for Reverse Engineering. |
| Record Nr. | UNINA-9910726295403321 |
Farahmandi Farimah
|
||
| Cham : , : Springer International Publishing : , : Imprint : Springer, , 2023 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
System-on-Chip Security [[electronic resource] ] : Validation and Verification / / by Farimah Farahmandi, Yuanwen Huang, Prabhat Mishra
| System-on-Chip Security [[electronic resource] ] : Validation and Verification / / by Farimah Farahmandi, Yuanwen Huang, Prabhat Mishra |
| Autore | Farahmandi Farimah |
| Edizione | [1st ed. 2020.] |
| Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2020 |
| Descrizione fisica | 1 online resource (295 pages) |
| Disciplina | 621.3815 |
| Soggetto topico |
Electronic circuits
Microprocessors Electronics Microelectronics Circuits and Systems Processor Architectures Electronics and Microelectronics, Instrumentation |
| ISBN | 3-030-30596-1 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Introduction -- Security Verification Using Formal Methods -- Simulation-Based Security Validation Approaches -- Security Validation Using Side-Channel Analysis -- Automated Vulnerability Detection And Mitigation -- Conclusion. |
| Record Nr. | UNINA-9910366578803321 |
|
Farahmandi Farimah
|
||
| Cham : , : Springer International Publishing : , : Imprint : Springer, , 2020 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||