Info
- Utilizzare la checkbox di selezione a fianco di ciascun documento per attivare le funzionalità di stampa, invio email, download nei formati disponibili del (i) record.
Analog/RF and mixed-signal circuit systematic design / / Mourad Fakhfakh, Esteban Tlelo-Cuautle, and Rafael Castro-Lopez (eds.)
| Analog/RF and mixed-signal circuit systematic design / / Mourad Fakhfakh, Esteban Tlelo-Cuautle, and Rafael Castro-Lopez (eds.) |
| Edizione | [1st ed. 2013.] |
| Pubbl/distr/stampa | Heidelberg, Germany : , : Springer, , 2013 |
| Descrizione fisica | 1 online resource (xii, 379 pages) : illustrations (some color) |
| Disciplina | 621.3815 |
| Collana | Lecture Notes in Electrical Engineering |
| Soggetto topico |
Radio frequency integrated circuits - Design and construction
Systems on a chip - Design and construction Linear integrated circuits - Design and construction |
| ISBN | 3-642-36329-6 |
| Formato | Materiale a stampa  |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto |
""Title ""; ""Foreword""; ""Preface""; ""Contents""; ""Part I Methodologies""; ""Towards Automatic Structural Analysis of Mixed-Signal Circuits""; ""Introduction""; ""Preprocessing""; ""Building Block Recognition""; ""Analog, Mixed-Signal and Digital Building Block Library""; ""Recognition Conflicts and Their Resolution""; ""Recognition Algorithm""; ""Structural Signal Flow Analysis""; ""Generation""; ""Assignment of Pass�Gate Directions""; ""Analog / Digital Partitioning""; ""Transformation to Temporal ESFG""; ""Logic Function Extraction""
""Computation of Logic Function for Building Blocks""""Computation of Overall Logic Function""; ""Application Examples""; ""Description Generation for Digital Standard Cell Libraries""; ""Structural Analysis of Mixed-Signal Circuits""; ""Conclusion""; ""References""; ""Efficient Synthesis Methods for High-Frequency Integrated Passive Components and Amplifiers""; ""Introduction""; ""Review of Related Works and Challenges""; ""RF Integrated Circuit Synthesis ""; ""Basic Computational Intelligence Techniques""; ""Differential Evolution""; ""Gaussian Process Machine Learning"" ""Naive Bayes Classifier""""MMLDE: Efficient Synthesis of Integrated Passive Components at High Frequencies""; ""Key Ideas of MMLDE""; ""Expected Improvement Prescreening""; ""The General Framework of MMLDE""; ""Experimental Results of MMLDE""; ""EMLDE: Efficient Synthesis of mm-Wave Linear Amplifiers""; ""Overview of EMLDE""; ""Key Algorithms in the EMLDE Method""; ""The Embedded SBDE Algorithm""; ""The EMLDE Method""; ""Experimental Verification of the EMLDE Method""; ""Example and Settings""; ""Example: Three-Stage Linear Amplifier Synthesis""; ""Conclusion""; ""References"" ""Self-Healing Circuits Using Statistical Element Selection""""Introduction""; ""Process Variations""; ""Systematic Variations""; ""Random Variations""; ""Mismatch Correction Methods""; ""Statistical Element Selection""; ""Basis""; ""Methodology ""; ""Comparator Array in 65nm Bulk CMOS Technology""; ""Design Architecture""; ""Testing Setup""; ""Measurement Results ""; ""An 8-bit 1.5-GHz Flash ADC in 65nm CMOS Process""; ""Flash ADC Architecture""; ""Comparator Design""; ""Measurement Results ""; ""Conclusion""; ""References"" ""Improving Design Feature Reuse in Analog Circuit Design through Topological-Symbolic Comparison and Design Concept Combination""""Introduction""; ""Related Work""; ""Circuit Synthesis Based on Concept Comparison and Combination""; ""Systematic Comparison of Analog Circuits""; ""Topological Matching""; ""Symbolic Matching""; ""Constraint Generation""; ""Performance Characterization ""; ""Experiments""; ""Conclusion""; ""References ""; ""Graph-Based Symbolic and Symbolic Sensitivity Analysis of Analog Integrated Circuits""; ""Introduction""; ""Nullor Circuit Equivalents"" ""Graph-Based Determinant Representation"" |
| Record Nr. | UNINA-9910437911603321 |
| Heidelberg, Germany : , : Springer, , 2013 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Computational Intelligence in Analog and Mixed-Signal (AMS) and Radio-Frequency (RF) Circuit Design [[electronic resource] /] / edited by Mourad Fakhfakh, Esteban Tlelo-Cuautle, Patrick Siarry
| Computational Intelligence in Analog and Mixed-Signal (AMS) and Radio-Frequency (RF) Circuit Design [[electronic resource] /] / edited by Mourad Fakhfakh, Esteban Tlelo-Cuautle, Patrick Siarry |
| Edizione | [1st ed. 2015.] |
| Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2015 |
| Descrizione fisica | 1 online resource (500 p.) |
| Disciplina | 004 |
| Soggetto topico |
Computer hardware
Computational intelligence Electrical engineering Electronic circuits Computer Hardware Computational Intelligence Electrical Engineering Electronic Circuits and Devices |
| ISBN | 3-319-19872-6 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | I-Flows: A Novel Approach to Computational Intelligence for Analog Circuit Design Automation Through Symbolic Data Mining and Knowledge-Intensive Reasoning -- Automatic Synthesis of Analog Integrated Circuits Including Efficient Yield Optimization -- Application of Computational Intelligence Techniques to Maximize Unpredictability in Multiscroll Chaotic Oscillators -- Optimization and Cosimulation of an Implantable Telemetric System by Linking System Models to Nonlinear Circuits -- Framework for Formally Verifying Analog and Mixed Signal Designs -- Automatic Layout Optimizations for Integrated MOSFET Power Stages -- Optimizing Model Precision in High Temperatures for Efficient Analog and Mixed-Signal Circuit Design Using Modern Behavioral Modeling Techniques: an Industrial Case Study -- Nonlinearities Behavioral Modeling and Analysis of Pipelined ADC Building Blocks -- SMAS: A Generalized and Efficient Framework for Computationally Expensive Electronic Design Optimization Problems -- Computational Intelligence Techniques for Determining Optimal Performance Tradeoffs for RF inductors -- RF IC Performance Optimization by Synthesizing Optimum Inductors -- Optimization of RF On-Chip Inductors Using Genetic Algorithms -- Automated System-Level Design for Reliability: RF Front-End Application -- The Backtracking Search for the Optimal Design of Low-Noise Amplifiers -- Design of Telecommunications Receivers Using Computational Intelligence Techniques -- Enhancing Automation in RF Design Using Hardware Abstraction -- Optimization Methodology Based on IC Parameter for the Design of Radio-Frequency Circuits in CMOS Technology. |
| Record Nr. | UNINA-9910299249303321 |
| Cham : , : Springer International Publishing : , : Imprint : Springer, , 2015 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Computational Intelligence in Digital and Network Designs and Applications [[electronic resource] /] / edited by Mourad Fakhfakh, Esteban Tlelo-Cuautle, Patrick Siarry
| Computational Intelligence in Digital and Network Designs and Applications [[electronic resource] /] / edited by Mourad Fakhfakh, Esteban Tlelo-Cuautle, Patrick Siarry |
| Edizione | [1st ed. 2015.] |
| Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2015 |
| Descrizione fisica | 1 online resource (360 p.) |
| Disciplina | 004 |
| Collana | Lecture Notes in Geosystems Mathematics and Computing |
| Soggetto topico |
Computer hardware
Computational intelligence Electrical engineering Electronic circuits Computer Hardware Computational Intelligence Electrical Engineering Electronic Circuits and Devices |
| ISBN | 3-319-20071-2 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Sizing Digital Circuits Using Convex Optimization Techniques -- A Fabric Component-Based Approach to the Architecture and Design Automation of High-Performance Integer Arithmetic Circuits on FPGA -- Design Intelligence for Interconnection Realization in Power-Managed SoCs -- Introduction to Optimization Under Uncertainty Techniques for High-Performance Multicore Embedded Systems Compilation -- Digital IIR Filter Design with Fix-Point Representation Using Effective Evolutionary Local Search Enhanced Differential Evolution -- Applying Operations Research to Design for Test Insertion Problems -- Low-Power NoC Using Optimum Adaptation -- Decoupling Network Optimization by Swarm Intelligence -- The Impact of Sensitive Inputs on the Reliability of Nanoscale Circuits -- Pin Count and Wire Length Optimization for Electrowetting-on-Dielectric Chips: A Metaheuristics-Based Routing Algorithm -- Quantum Dot Cellular Automata: A Promising Paradigm Beyond Moore -- Smart Videocapsule for Early Diagnosis of Colorectal Cancer: Toward Embedded Image Analysis. |
| Record Nr. | UNINA-9910299252503321 |
| Cham : , : Springer International Publishing : , : Imprint : Springer, , 2015 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Design of analog circuits through symbolic analysis [[electronic resource] /] / editor, Mourad Fakhfakh ; co-editors, Esteban Tlelo-Cuautle, Francisco V. Fernández
| Design of analog circuits through symbolic analysis [[electronic resource] /] / editor, Mourad Fakhfakh ; co-editors, Esteban Tlelo-Cuautle, Francisco V. Fernández |
| Pubbl/distr/stampa | [Saif Zone, Sharjah, UAE], : Bentham eBooks, [2012] |
| Descrizione fisica | 1 online resource (491 p.) |
| Disciplina |
006.3
006.3/2 |
| Altri autori (Persone) |
FakhfakhMourad
Tlelo-CuautleEsteban FernándezFrancisco V. <1965-> |
| Soggetto topico |
Electronic analog computers - Circuits
Symbolic circuit analysis |
| Soggetto genere / forma | Electronic books. |
| ISBN | 1-60805-095-5 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Cover; Title; EUL; Content; About the editors; Forword; Preface; List of contributors; Chapter 01; Chapter 02; Chapter 03; Chapter 04; Chapter 05; Chapter 06; Chapter 07; Chapter 08; Chapter 09; Chapter 10; Chapter 11; Chapter 12; Chapter 13; Chapter 14; Chapter 15; Chapter 16; Chapter 17 |
| Record Nr. | UNINA-9910462126803321 |
| [Saif Zone, Sharjah, UAE], : Bentham eBooks, [2012] | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Design of analog circuits through symbolic analysis [[electronic resource] /] / editor, Mourad Fakhfakh ; co-editors, Esteban Tlelo-Cuautle, Francisco V. Fernández
| Design of analog circuits through symbolic analysis [[electronic resource] /] / editor, Mourad Fakhfakh ; co-editors, Esteban Tlelo-Cuautle, Francisco V. Fernández |
| Pubbl/distr/stampa | [Saif Zone, Sharjah, UAE], : Bentham eBooks, [2012] |
| Descrizione fisica | 1 online resource (491 p.) |
| Disciplina |
006.3
006.3/2 |
| Altri autori (Persone) |
FakhfakhMourad
Tlelo-CuautleEsteban FernándezFrancisco V. <1965-> |
| Soggetto topico |
Electronic analog computers - Circuits
Symbolic circuit analysis |
| ISBN | 1-60805-095-5 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Cover; Title; EUL; Content; About the editors; Forword; Preface; List of contributors; Chapter 01; Chapter 02; Chapter 03; Chapter 04; Chapter 05; Chapter 06; Chapter 07; Chapter 08; Chapter 09; Chapter 10; Chapter 11; Chapter 12; Chapter 13; Chapter 14; Chapter 15; Chapter 16; Chapter 17 |
| Record Nr. | UNINA-9910785875503321 |
| [Saif Zone, Sharjah, UAE], : Bentham eBooks, [2012] | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Design of analog circuits through symbolic analysis [[electronic resource] /] / editor, Mourad Fakhfakh ; co-editors, Esteban Tlelo-Cuautle, Francisco V. Fernández
| Design of analog circuits through symbolic analysis [[electronic resource] /] / editor, Mourad Fakhfakh ; co-editors, Esteban Tlelo-Cuautle, Francisco V. Fernández |
| Pubbl/distr/stampa | [Saif Zone, Sharjah, UAE], : Bentham eBooks, [2012] |
| Descrizione fisica | 1 online resource (491 p.) |
| Disciplina |
006.3
006.3/2 |
| Altri autori (Persone) |
FakhfakhMourad
Tlelo-CuautleEsteban FernándezFrancisco V. <1965-> |
| Soggetto topico |
Electronic analog computers - Circuits
Symbolic circuit analysis |
| ISBN | 1-60805-095-5 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Cover; Title; EUL; Content; About the editors; Forword; Preface; List of contributors; Chapter 01; Chapter 02; Chapter 03; Chapter 04; Chapter 05; Chapter 06; Chapter 07; Chapter 08; Chapter 09; Chapter 10; Chapter 11; Chapter 12; Chapter 13; Chapter 14; Chapter 15; Chapter 16; Chapter 17 |
| Record Nr. | UNINA-9910817876803321 |
| [Saif Zone, Sharjah, UAE], : Bentham eBooks, [2012] | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||
Pathological Elements in Analog Circuit Design [[electronic resource] /] / edited by Mourad Fakhfakh, Marian Pierzchala
| Pathological Elements in Analog Circuit Design [[electronic resource] /] / edited by Mourad Fakhfakh, Marian Pierzchala |
| Edizione | [1st ed. 2018.] |
| Pubbl/distr/stampa | Cham : , : Springer International Publishing : , : Imprint : Springer, , 2018 |
| Descrizione fisica | 1 online resource (372 pages) |
| Disciplina | 621.3815 |
| Collana | Lecture Notes in Electrical Engineering |
| Soggetto topico |
Electronic circuits
Microwaves Optical engineering Circuits and Systems Microwaves, RF and Optical Engineering |
| ISBN | 3-319-75157-3 |
| Formato | Materiale a stampa |
| Livello bibliografico | Monografia |
| Lingua di pubblicazione | eng |
| Nota di contenuto | Symbolic analysis and synthesis of analog circuits using nullors and mirrors -- Generalized Parameter Extraction Method for Symbolic Analysis of Analog Circuits Containing Pathological Elements -- Two-graph Based Semi-Topological Analysis of Electronic Circuits with Nullors and Pathological Mirrors -- Circuit Analysis With Nullors -- Symbolic Sensitivity Analysis Enhanced By Nullor Model and Modified Coates Flow Graph -- Synthesis of electronic circuits structures on the basis of active switches -- Applications of the Voltage Mirror-Current Mirror Pair in Realizing Active Building blocks -- Circuit Biasing Using Fixator Norator Pairs – A Tutorial -- Fixator -Norator Pair Based Design of Analog Circuits -- Application of Fixator Norator Pairs in Analog Circuit Design -- Nullor based negative feedback memristive amplifiers: symbolic oriented modelling and design. |
| Record Nr. | UNINA-9910299955703321 |
| Cham : , : Springer International Publishing : , : Imprint : Springer, , 2018 | ||
| Materiale a stampa | ||
| Lo trovi qui: Univ. Federico II | ||
| ||