top

  Info

  • Utilizzare la checkbox di selezione a fianco di ciascun documento per attivare le funzionalità di stampa, invio email, download nei formati disponibili del (i) record.

  Info

  • Utilizzare questo link per rimuovere la selezione effettuata.
Computational Methods and Clinical Applications for Spine Imaging [[electronic resource] ] : 5th International Workshop and Challenge, CSI 2018, Held in Conjunction with MICCAI 2018, Granada, Spain, September 16, 2018, Revised Selected Papers / / edited by Guoyan Zheng, Daniel Belavy, Yunliang Cai, Shuo Li
Computational Methods and Clinical Applications for Spine Imaging [[electronic resource] ] : 5th International Workshop and Challenge, CSI 2018, Held in Conjunction with MICCAI 2018, Granada, Spain, September 16, 2018, Revised Selected Papers / / edited by Guoyan Zheng, Daniel Belavy, Yunliang Cai, Shuo Li
Edizione [1st ed. 2019.]
Pubbl/distr/stampa Cham : , : Springer International Publishing : , : Imprint : Springer, , 2019
Descrizione fisica 1 online resource (X, 181 p. 103 illus., 77 illus. in color.)
Disciplina 616.730754
Collana Image Processing, Computer Vision, Pattern Recognition, and Graphics
Soggetto topico Optical data processing
Health informatics
Computer communication systems
Artificial intelligence
Computer hardware
Image Processing and Computer Vision
Health Informatics
Computer Communication Networks
Artificial Intelligence
Computer Hardware
ISBN 3-030-13736-8
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Spinal Cord Gray Matter-White Matter Segmentation on Magnetic Resonance AMIRA Images with MD-GRU -- Predicting Scoliosis in DXA Scans Using Intermediate Representations -- Fast Registration of CT with Intra-operative Ultrasound Images for Spine Surgery -- Automated Grading of Modic Changes Using CNNs – Improving the Performance with Mix-up -- Error Estimation for Appearance Model Segmentation of Musculoskeletal Structures Using Multiple, Independent Sub-models -- Automated Segmentation of Intervertebral Disc using Fully Dilated Separable Deep Neural Networks -- Intensity Standardization of Skeleton in Follow-up Whole-Body MRI -- Towards a Deformable Multi-Surface Approach to Ligamentous Spine Models for Predictive Simulation-Based Scoliosis Surgery Planning -- Intervertebral Disc Segmentation Using Mathematical Morphology—A CNN-Free Approach.
Record Nr. UNISA-996466445103316
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2019
Materiale a stampa
Lo trovi qui: Univ. di Salerno
Opac: Controlla la disponibilità qui
Computer [[electronic resource] ] : Wie funktionieren Smartphone, Tablet & Co.? / / von Rolf Drechsler, Andrea Fink, Jannis Stoppe
Computer [[electronic resource] ] : Wie funktionieren Smartphone, Tablet & Co.? / / von Rolf Drechsler, Andrea Fink, Jannis Stoppe
Autore Drechsler Rolf
Edizione [1st ed. 2017.]
Pubbl/distr/stampa Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2017
Descrizione fisica 1 online resource (VIII, 126 S. 22 Abb.)
Disciplina 600
Collana Technik im Fokus
Soggetto topico Technology
Computational intelligence
Computer hardware
Popular Science in Technology
Computational Intelligence
Computer Hardware
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione ger
Nota di contenuto Alles ist logisch -- Die Hardware -- 0 und 1 ist nicht genug -- Von der (Rechen-)Aufgabe zum Schaltplan -- Wie sage ich es meinem Computer? -- Der Rechnerarchitekt -- Wohin die Reise geht: aktuelle Entwicklungen und visionäre Konzepte -- Zu guter Letzt.
Record Nr. UNINA-9910483350303321
Drechsler Rolf  
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2017
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Computer Aided Verification [[electronic resource] ] : 8th International Conference, CAV '96, New Brunswick, NJ, USA, July 31 - August 3, 1996. Proceedings / / edited by Rajeev Alur, Thomas Henzinger
Computer Aided Verification [[electronic resource] ] : 8th International Conference, CAV '96, New Brunswick, NJ, USA, July 31 - August 3, 1996. Proceedings / / edited by Rajeev Alur, Thomas Henzinger
Edizione [1st ed. 1996.]
Pubbl/distr/stampa Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1996
Descrizione fisica 1 online resource (XIII, 479 p.)
Disciplina 005.1015113
Collana Lecture Notes in Computer Science
Soggetto topico Computer logic
Computers
Computer hardware
Software engineering
Mathematical logic
Special purpose computers
Logics and Meanings of Programs
Theory of Computation
Computer Hardware
Software Engineering
Mathematical Logic and Formal Languages
Special Purpose and Application-Based Systems
ISBN 3-540-68599-5
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Symbolic verification of communication protocols with infinite state spaces using QDDs -- A conjunctively decomposed boolean representation for symbolic model checking -- Symbolic model checking using algebraic geometry -- A partition refinement algorithm for the ?-calculus -- Polynomial time algorithms for testing probabilistic bisimulation and simulation -- Pushdown processes: Games and model checking -- Module checking -- Automatic verification of parameterized synchronous systems -- HORNSAT, model checking, verification and games -- Verifying the SRT division algorithm using theorem proving techniques -- Modular verification of SRT division -- Mechanically verifying a family of multiplier circuits -- Verifying systems with replicated components in mur? -- Verification of arithmetic circuits by comparing two similar circuits -- Automated deduction and formal methods -- A platform for combining deductive with algorithmic verification -- Verifying invariants using theorem proving -- Deductive model checking -- Automated verification by induction with associative-commutative operators -- Analysis of timed systems based on time-abstracting bisimulations -- Verification of an Audio Protocol with bus collision using Uppaal -- Selective quantitative analysis and interval model checking: Verifying different facets of a system -- Verifying continuous time Markov chains -- Verifying safety properties of differential equations -- Temporal verification by diagram transformations -- Protocol verification by aggregation of distributed transactions -- Atomicity refinement and trace reduction theorems -- Powerful techniques for the automatic generation of invariants -- Saving space by fully exploiting invisible transitions -- Using on-the-fly verification techniques for the generation of test suites -- Automatic translation of natural language system specifications into temporal logic -- Verification of fair transition systems -- The state of Spin -- The Mur ? verification system -- The NCSU Concurrency Workbench -- The Concurrency Factory: A development environment for concurrent systems -- XVERSA: An integrated graphical and textual toolset for the specification and analysis of resource-bound real-time systems -- EVP: Integration of FDTs for the analysis and verification of communication protocols -- PVS: Combining specification, proof checking, and model checking -- STeP: Deductive-algorithmic verification of reactive and real-time systems -- Symbolic model checking -- COSPAN -- VIS: A system for verification and synthesis -- MDG tools for the verification of RTL designs -- CADP a protocol validation and verification toolbox -- The FC2TOOLS set -- The Real-Time Graphical Interval Logic toolset -- The METAFrame'95 environment -- Verification Support Environment -- Marrella: A tool for simulation and verification -- Verifying the safety of a practical concurrent garbage collector -- Verification by behaviour abstraction.
Record Nr. UNISA-996465658903316
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 1996
Materiale a stampa
Lo trovi qui: Univ. di Salerno
Opac: Controlla la disponibilità qui
Computer and Information Sciences - ISCIS 2004 [[electronic resource] ] : 19th International Symposium, Kemer-Antalya, Turkey, October 27-29, 2004. Proceedings / / edited by Cevdet Aykanat, Tugrul Dayar, Ibrahim Korpeoglu
Computer and Information Sciences - ISCIS 2004 [[electronic resource] ] : 19th International Symposium, Kemer-Antalya, Turkey, October 27-29, 2004. Proceedings / / edited by Cevdet Aykanat, Tugrul Dayar, Ibrahim Korpeoglu
Edizione [1st ed. 2004.]
Pubbl/distr/stampa Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2004
Descrizione fisica 1 online resource (XXXVI, 1012 p.)
Disciplina 004
Collana Lecture Notes in Computer Science
Soggetto topico Computers
Computer organization
Software engineering
Artificial intelligence
Computer hardware
Theory of Computation
Information Systems and Communication Service
Computer Systems Organization and Communication Networks
Software Engineering/Programming and Operating Systems
Artificial Intelligence
Computer Hardware
ISBN 3-540-30182-8
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Invited Talk -- Artificial Intelligence and Machine Learning -- Computer Graphics and User Interfaces -- Computer Networks and Security -- Computer Vision and Image Processing -- Database Systems -- Modeling and Performance Evaluation -- Natural Language Processing -- Parallel and Distributed Computing -- Real-Time Control Applications -- Software Engineering and Programming Systems -- Theory of Computing.
Record Nr. UNINA-9910144342603321
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2004
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Computer and Information Sciences - ISCIS 2004 [[electronic resource] ] : 19th International Symposium, Kemer-Antalya, Turkey, October 27-29, 2004. Proceedings / / edited by Cevdet Aykanat, Tugrul Dayar, Ibrahim Korpeoglu
Computer and Information Sciences - ISCIS 2004 [[electronic resource] ] : 19th International Symposium, Kemer-Antalya, Turkey, October 27-29, 2004. Proceedings / / edited by Cevdet Aykanat, Tugrul Dayar, Ibrahim Korpeoglu
Edizione [1st ed. 2004.]
Pubbl/distr/stampa Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2004
Descrizione fisica 1 online resource (XXXVI, 1012 p.)
Disciplina 004
Collana Lecture Notes in Computer Science
Soggetto topico Computers
Computer organization
Software engineering
Artificial intelligence
Computer hardware
Theory of Computation
Information Systems and Communication Service
Computer Systems Organization and Communication Networks
Software Engineering/Programming and Operating Systems
Artificial Intelligence
Computer Hardware
ISBN 3-540-30182-8
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Invited Talk -- Artificial Intelligence and Machine Learning -- Computer Graphics and User Interfaces -- Computer Networks and Security -- Computer Vision and Image Processing -- Database Systems -- Modeling and Performance Evaluation -- Natural Language Processing -- Parallel and Distributed Computing -- Real-Time Control Applications -- Software Engineering and Programming Systems -- Theory of Computing.
Record Nr. UNISA-996465770503316
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2004
Materiale a stampa
Lo trovi qui: Univ. di Salerno
Opac: Controlla la disponibilità qui
Computer Safety, Reliability, and Security [[electronic resource] ] : SAFECOMP 2018 Workshops, ASSURE, DECSoS, SASSUR, STRIVE, and WAISE, Västerås, Sweden, September 18, 2018, Proceedings / / edited by Barbara Gallina, Amund Skavhaug, Erwin Schoitsch, Friedemann Bitsch
Computer Safety, Reliability, and Security [[electronic resource] ] : SAFECOMP 2018 Workshops, ASSURE, DECSoS, SASSUR, STRIVE, and WAISE, Västerås, Sweden, September 18, 2018, Proceedings / / edited by Barbara Gallina, Amund Skavhaug, Erwin Schoitsch, Friedemann Bitsch
Edizione [1st ed. 2018.]
Pubbl/distr/stampa Cham : , : Springer International Publishing : , : Imprint : Springer, , 2018
Descrizione fisica 1 online resource (XV, 564 p. 190 illus.)
Disciplina 005.8
Collana Programming and Software Engineering
Soggetto topico Computer logic
Computer organization
Software engineering
Artificial intelligence
Computer hardware
Logics and Meanings of Programs
Computer Systems Organization and Communication Networks
Software Engineering
Artificial Intelligence
Computer Hardware
ISBN 3-319-99229-5
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto 6th International Workshop on Assurance Cases for Software-intensive Systems (ASSURE 2018) -- 13th International ERCIM/EWICS/ARTEMIS Workshop on Dependable Smart Embedded and Cyber-Physical Systems and Systems-of-Systems (DECSoS 2018) -- 7th International Workshop on Next Generation of System Assurance Approaches for Safety-Critical Systems (SASSUR 2018) -- 1st International Workshop on Safety, securiTy, and pRivacy In automotiVe systEms (STRIVE 2018) -- 1st International Workshop on Artificial Intelligence Safety Engineering (WAISE 2018).
Record Nr. UNINA-9910349410903321
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2018
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Computer Safety, Reliability, and Security [[electronic resource] ] : SAFECOMP 2018 Workshops, ASSURE, DECSoS, SASSUR, STRIVE, and WAISE, Västerås, Sweden, September 18, 2018, Proceedings / / edited by Barbara Gallina, Amund Skavhaug, Erwin Schoitsch, Friedemann Bitsch
Computer Safety, Reliability, and Security [[electronic resource] ] : SAFECOMP 2018 Workshops, ASSURE, DECSoS, SASSUR, STRIVE, and WAISE, Västerås, Sweden, September 18, 2018, Proceedings / / edited by Barbara Gallina, Amund Skavhaug, Erwin Schoitsch, Friedemann Bitsch
Edizione [1st ed. 2018.]
Pubbl/distr/stampa Cham : , : Springer International Publishing : , : Imprint : Springer, , 2018
Descrizione fisica 1 online resource (XV, 564 p. 190 illus.)
Disciplina 005.8
Collana Programming and Software Engineering
Soggetto topico Computer logic
Computer organization
Software engineering
Artificial intelligence
Computer hardware
Logics and Meanings of Programs
Computer Systems Organization and Communication Networks
Software Engineering
Artificial Intelligence
Computer Hardware
ISBN 3-319-99229-5
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto 6th International Workshop on Assurance Cases for Software-intensive Systems (ASSURE 2018) -- 13th International ERCIM/EWICS/ARTEMIS Workshop on Dependable Smart Embedded and Cyber-Physical Systems and Systems-of-Systems (DECSoS 2018) -- 7th International Workshop on Next Generation of System Assurance Approaches for Safety-Critical Systems (SASSUR 2018) -- 1st International Workshop on Safety, securiTy, and pRivacy In automotiVe systEms (STRIVE 2018) -- 1st International Workshop on Artificial Intelligence Safety Engineering (WAISE 2018).
Record Nr. UNISA-996466361503316
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2018
Materiale a stampa
Lo trovi qui: Univ. di Salerno
Opac: Controlla la disponibilità qui
Computer Systems: Architectures, Modeling, and Simulation [[electronic resource] ] : Third and Fourth International Workshop, SAMOS 2003 and SAMOS 2004, Samos, Greece, July 21-23, 2003 and July 19-21, 2004, Proceedings / / edited by Andy Pimentel, Stamatis Vassiliadis
Computer Systems: Architectures, Modeling, and Simulation [[electronic resource] ] : Third and Fourth International Workshop, SAMOS 2003 and SAMOS 2004, Samos, Greece, July 21-23, 2003 and July 19-21, 2004, Proceedings / / edited by Andy Pimentel, Stamatis Vassiliadis
Edizione [1st ed. 2004.]
Pubbl/distr/stampa Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2004
Descrizione fisica 1 online resource (XIV, 566 p.)
Disciplina 004.2/2
Collana Lecture Notes in Computer Science
Soggetto topico Computers
Computer hardware
Microprocessors
Computer communication systems
Computer system failures
Architecture, Computer
Theory of Computation
Computer Hardware
Processor Architectures
Computer Communication Networks
System Performance and Evaluation
Computer System Implementation
ISBN 3-540-27776-5
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto SAMOS III – Reconfigurable Computing -- The Molen Programming Paradigm -- Loading ??-Code: Design Considerations -- RAMPASS: Reconfigurable and Advanced Multi-processing Architecture for Future Silicon Systems -- Basic OS Support for Distributed Reconfigurable Hardware -- A Cost-Efficient RISC Processor Platform for Real Time Audio Applications -- Customising Processors: Design-Time and Run-Time Opportunities -- Intermediate Level Components for Reconfigurable Platforms -- Performance Estimation of Streaming Media Applications for Reconfigurable Platforms -- SAMOS III – Architectures and Implementation -- CoDeL: Automatically Synthesizing Network Interface Controllers -- Performance and Power Evaluation of Clustered VLIW Processors with Wide Functional Units -- An Optimized Flow for Designing High-Speed, Large-Scale CMOS ASIC SoCs -- Register-Based Permutation Networks for Stride Permutations -- A Family of Accelerators for Matrix-Vector Arithmetics Based on High-Radix Multiplier Structures -- Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability -- Virtual Architecture Mapping: A SystemC Based Methodology for Architectural Exploration of System-on-Chip Designs -- SAMOS III – Compilers, System Modeling, and Simulation -- Comparison of Data Dependence Analysis Tests -- MOUSE: A Shortcut from Matlab Source to SIMD DSP Assembly Code -- High-Level Energy Estimation for ARM-Based SOCs -- IDF Models for Trace Transformations: A Case Study in Computational Refinement -- Systems, Architectures, Modeling, and Simulation 2004 (SAMOS IV) -- Programming Extremely Flexible Platforms -- SAMOS IV – Reconfigurable Computing -- The Virtex II ProTM MOLEN Processor -- Reconfigurable Hardware for a Scalable Wavelet Video Decoder and Its Performance Requirements -- Design Space Exploration for Configurable Architectures and the Role of Modeling, High-Level Program Analysis and Learning Techniques -- Modeling Loop Unrolling: Approaches and Open Issues -- Self-loop Pipelining and Reconfigurable Dataflow Arrays -- Architecture Exploration for 3G Telephony Applications Using a Hardware–Software Prototyping Platform -- Embedded Context Aware Hardware Component Generation for Dataflow System Exploration -- On the (Re-)Use of IP-Components in Re-configurable Platforms -- Customising Hardware Designs for Elliptic Curve Cryptography -- Dynamic Hardware Reconfigurations: Performance Impact for MPEG2 -- Compiler and System Techniques for soc Distributed Reconfigurable Accelerators -- SAMOS IV – Architectures and Implementation -- Design Space Exploration with Automatic Selection of SW and HW for Embedded Applications -- On Enhancing SIMD-Controlled DSPs for Performing Recursive Filtering -- Memory Bandwidth Requirements of Tile-Based Rendering -- Using CoDeL to Rapidly Prototype Network Processsor Extensions -- Synchronous Transfer Architecture (STA) -- Generated DSP Cores for Implementation of an OFDM Communication System -- A Novel Data-Path for Accelerating DSP Kernels -- Scalable FFT Processors and Pipelined Butterfly Units -- Scalable Instruction-Level Parallelism -- A Low-Power Multithreaded Processor for Baseband Communication Systems -- Initial Evaluation of Multimedia Extensions on VLIW Architectures -- HIBI v.2 Communication Network for System-on-Chip -- SAMOS IV – System Modeling, and Simulation -- DIF: An Interchange Format for Dataflow-Based Design Tools -- Scalable and Modular Scheduling -- Early ISS Integration into Network-on-Chip Designs -- Cycle Accurate Simulation Model Generation for SoC Prototyping -- Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting -- A Communication-Centric Design Flow for HIBI-Based SoCs -- Performance Analysis of SoC Communication by Application of Deterministic and Stochastic Petri Nets -- Communication Optimization in Compaan Process Networks -- Analysis of Dataflow Programs with Interval-Limited Data-Rates -- High-Speed Event-Driven RTL Compiled Simulation -- A High-Level Programming Paradigm for SystemC -- Power, Performance and Area Exploration for Data Memory Assignment of Multimedia Applications -- Constraints Derivation and Propagation for Large-Scale Embedded Systems Exploration.
Record Nr. UNINA-9910144188203321
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2004
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui
Computer Systems: Architectures, Modeling, and Simulation [[electronic resource] ] : Third and Fourth International Workshop, SAMOS 2003 and SAMOS 2004, Samos, Greece, July 21-23, 2003 and July 19-21, 2004, Proceedings / / edited by Andy Pimentel, Stamatis Vassiliadis
Computer Systems: Architectures, Modeling, and Simulation [[electronic resource] ] : Third and Fourth International Workshop, SAMOS 2003 and SAMOS 2004, Samos, Greece, July 21-23, 2003 and July 19-21, 2004, Proceedings / / edited by Andy Pimentel, Stamatis Vassiliadis
Edizione [1st ed. 2004.]
Pubbl/distr/stampa Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2004
Descrizione fisica 1 online resource (XIV, 566 p.)
Disciplina 004.2/2
Collana Lecture Notes in Computer Science
Soggetto topico Computers
Computer hardware
Microprocessors
Computer communication systems
Computer system failures
Architecture, Computer
Theory of Computation
Computer Hardware
Processor Architectures
Computer Communication Networks
System Performance and Evaluation
Computer System Implementation
ISBN 3-540-27776-5
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto SAMOS III – Reconfigurable Computing -- The Molen Programming Paradigm -- Loading ??-Code: Design Considerations -- RAMPASS: Reconfigurable and Advanced Multi-processing Architecture for Future Silicon Systems -- Basic OS Support for Distributed Reconfigurable Hardware -- A Cost-Efficient RISC Processor Platform for Real Time Audio Applications -- Customising Processors: Design-Time and Run-Time Opportunities -- Intermediate Level Components for Reconfigurable Platforms -- Performance Estimation of Streaming Media Applications for Reconfigurable Platforms -- SAMOS III – Architectures and Implementation -- CoDeL: Automatically Synthesizing Network Interface Controllers -- Performance and Power Evaluation of Clustered VLIW Processors with Wide Functional Units -- An Optimized Flow for Designing High-Speed, Large-Scale CMOS ASIC SoCs -- Register-Based Permutation Networks for Stride Permutations -- A Family of Accelerators for Matrix-Vector Arithmetics Based on High-Radix Multiplier Structures -- Metrics for Digital Signal Processing Architectures Characterization: Remanence and Scalability -- Virtual Architecture Mapping: A SystemC Based Methodology for Architectural Exploration of System-on-Chip Designs -- SAMOS III – Compilers, System Modeling, and Simulation -- Comparison of Data Dependence Analysis Tests -- MOUSE: A Shortcut from Matlab Source to SIMD DSP Assembly Code -- High-Level Energy Estimation for ARM-Based SOCs -- IDF Models for Trace Transformations: A Case Study in Computational Refinement -- Systems, Architectures, Modeling, and Simulation 2004 (SAMOS IV) -- Programming Extremely Flexible Platforms -- SAMOS IV – Reconfigurable Computing -- The Virtex II ProTM MOLEN Processor -- Reconfigurable Hardware for a Scalable Wavelet Video Decoder and Its Performance Requirements -- Design Space Exploration for Configurable Architectures and the Role of Modeling, High-Level Program Analysis and Learning Techniques -- Modeling Loop Unrolling: Approaches and Open Issues -- Self-loop Pipelining and Reconfigurable Dataflow Arrays -- Architecture Exploration for 3G Telephony Applications Using a Hardware–Software Prototyping Platform -- Embedded Context Aware Hardware Component Generation for Dataflow System Exploration -- On the (Re-)Use of IP-Components in Re-configurable Platforms -- Customising Hardware Designs for Elliptic Curve Cryptography -- Dynamic Hardware Reconfigurations: Performance Impact for MPEG2 -- Compiler and System Techniques for soc Distributed Reconfigurable Accelerators -- SAMOS IV – Architectures and Implementation -- Design Space Exploration with Automatic Selection of SW and HW for Embedded Applications -- On Enhancing SIMD-Controlled DSPs for Performing Recursive Filtering -- Memory Bandwidth Requirements of Tile-Based Rendering -- Using CoDeL to Rapidly Prototype Network Processsor Extensions -- Synchronous Transfer Architecture (STA) -- Generated DSP Cores for Implementation of an OFDM Communication System -- A Novel Data-Path for Accelerating DSP Kernels -- Scalable FFT Processors and Pipelined Butterfly Units -- Scalable Instruction-Level Parallelism -- A Low-Power Multithreaded Processor for Baseband Communication Systems -- Initial Evaluation of Multimedia Extensions on VLIW Architectures -- HIBI v.2 Communication Network for System-on-Chip -- SAMOS IV – System Modeling, and Simulation -- DIF: An Interchange Format for Dataflow-Based Design Tools -- Scalable and Modular Scheduling -- Early ISS Integration into Network-on-Chip Designs -- Cycle Accurate Simulation Model Generation for SoC Prototyping -- Modeling Instruction Semantics in ADL Processor Descriptions for C Compiler Retargeting -- A Communication-Centric Design Flow for HIBI-Based SoCs -- Performance Analysis of SoC Communication by Application of Deterministic and Stochastic Petri Nets -- Communication Optimization in Compaan Process Networks -- Analysis of Dataflow Programs with Interval-Limited Data-Rates -- High-Speed Event-Driven RTL Compiled Simulation -- A High-Level Programming Paradigm for SystemC -- Power, Performance and Area Exploration for Data Memory Assignment of Multimedia Applications -- Constraints Derivation and Propagation for Large-Scale Embedded Systems Exploration.
Record Nr. UNISA-996465722603316
Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2004
Materiale a stampa
Lo trovi qui: Univ. di Salerno
Opac: Controlla la disponibilità qui
Computer Vision – ACCV 2018 Workshops [[electronic resource] ] : 14th Asian Conference on Computer Vision, Perth, Australia, December 2–6, 2018, Revised Selected Papers / / edited by Gustavo Carneiro, Shaodi You
Computer Vision – ACCV 2018 Workshops [[electronic resource] ] : 14th Asian Conference on Computer Vision, Perth, Australia, December 2–6, 2018, Revised Selected Papers / / edited by Gustavo Carneiro, Shaodi You
Edizione [1st ed. 2019.]
Pubbl/distr/stampa Cham : , : Springer International Publishing : , : Imprint : Springer, , 2019
Descrizione fisica 1 online resource (XV, 541 p. 260 illus., 230 illus. in color.)
Disciplina 006.37
Collana Image Processing, Computer Vision, Pattern Recognition, and Graphics
Soggetto topico Optical data processing
Artificial intelligence
Computer organization
Computer hardware
Image Processing and Computer Vision
Artificial Intelligence
Computer Systems Organization and Communication Networks
Computer Hardware
ISBN 3-030-21074-X
Formato Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione eng
Nota di contenuto Scene Understanding and Modelling (SUMO) Challenge -- Learning and Inference Methods for High Performance Imaging (LIMHPI) -- Attention/Intention Understanding (AIU) -- Museum Exhibit Identification Challenge (Open MIC) for Domain Adaptation and Few-Shot Learning -- RGB-D - Sensing and Understanding via Combined Colour and Depth -- Dense 3D Reconstruction for Dynamic Scenes -- AI Aesthetics in Art and Media (AIAM) -- Robust Reading (IWRR), Artificial Intelligence for Retinal Image Analysis (AIRIA) -- Combining Vision and Language, Advanced Machine Vision for Real-life and Industrially Relevant Applications (AMV).
Record Nr. UNINA-9910337837803321
Cham : , : Springer International Publishing : , : Imprint : Springer, , 2019
Materiale a stampa
Lo trovi qui: Univ. Federico II
Opac: Controlla la disponibilità qui