Vai al contenuto principale della pagina

Cryptographic Hardware and Embedded Systems -- CHES 2010 [[electronic resource] ] : 12th International Workshop, Santa Barbara, USA, August 17-20,2010, Proceedings / / edited by Stefan Mangard, Francois-Xavier Standaert



(Visualizza in formato marc)    (Visualizza in BIBFRAME)

Titolo: Cryptographic Hardware and Embedded Systems -- CHES 2010 [[electronic resource] ] : 12th International Workshop, Santa Barbara, USA, August 17-20,2010, Proceedings / / edited by Stefan Mangard, Francois-Xavier Standaert Visualizza cluster
Pubblicazione: Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2010
Edizione: 1st ed. 2010.
Descrizione fisica: 1 online resource (XIII, 458 p. 142 illus.)
Disciplina: 005.8
Soggetto topico: Data encryption (Computer science)
Coding theory
Information theory
Data structures (Computer science)
Computer security
Algorithms
Computer science—Mathematics
Cryptology
Coding and Information Theory
Data Structures and Information Theory
Systems and Data Security
Algorithm Analysis and Problem Complexity
Discrete Mathematics in Computer Science
Soggetto geografico: Santa Barbara <Calif., 2010
Persona (resp. second.): MangardStefan
StandaertFrancois-Xavier
Note generali: Bibliographic Level Mode of Issuance: Monograph
Nota di bibliografia: Includes bibliographical references and index.
Nota di contenuto: Low Cost Cryptography -- Quark: A Lightweight Hash -- PRINTcipher: A Block Cipher for IC-Printing -- Sponge-Based Pseudo-Random Number Generators -- Efficient Implementations I -- A High Speed Coprocessor for Elliptic Curve Scalar Multiplications over -- Co-Z Addition Formulæ and Binary Ladders on Elliptic Curves -- Efficient Techniques for High-Speed Elliptic Curve Cryptography -- Side-Channel Attacks and Countermeasures I -- Analysis and Improvement of the Random Delay Countermeasure of CHES 2009 -- New Results on Instruction Cache Attacks -- Correlation-Enhanced Power Analysis Collision Attack -- Side-Channel Analysis of Six SHA-3 Candidates -- Tamper Resistance and Hardware Trojans -- Flash Memory ‘Bumping’ Attacks -- Self-referencing: A Scalable Side-Channel Approach for Hardware Trojan Detection -- When Failure Analysis Meets Side-Channel Attacks -- Efficient Implementations II -- Fast Exhaustive Search for Polynomial Systems in -- 256 Bit Standardized Crypto for 650 GE – GOST Revisited -- Mixed Bases for Efficient Inversion in and Conversion Matrices of SubBytes of AES -- SHA-3 -- Developing a Hardware Evaluation Method for SHA-3 Candidates -- Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA-3 Candidates Using FPGAs -- Performance Analysis of the SHA-3 Candidates on Exotic Multi-core Architectures -- XBX: eXternal Benchmarking eXtension for the SUPERCOP Crypto Benchmarking Framework -- Fault Attacks and Countermeasures -- Public Key Perturbation of Randomized RSA Implementations -- Fault Sensitivity Analysis -- PUFs and RNGs -- An Alternative to Error Correction for SRAM-Like PUFs -- New High Entropy Element for FPGA Based True Random Number Generators -- The Glitch PUF: A New Delay-PUF Architecture Exploiting Glitch Shapes -- New Designs -- Garbled Circuits for Leakage-Resilience: Hardware Implementation and Evaluation of One-Time Programs -- ARMADILLO: A Multi-purpose Cryptographic Primitive Dedicated to Hardware -- Side-Channel Attacks and Countermeasures II -- Provably Secure Higher-Order Masking of AES -- Algebraic Side-Channel Analysis in the Presence of Errors -- Coordinate Blinding over Large Prime Fields.
Titolo autorizzato: Cryptographic Hardware and Embedded Systems -- CHES 2010  Visualizza cluster
ISBN: 3-642-15031-4
Formato: Materiale a stampa
Livello bibliografico Monografia
Lingua di pubblicazione: Inglese
Record Nr.: 996466292203316
Lo trovi qui: Univ. di Salerno
Opac: Controlla la disponibilità qui
Serie: Security and Cryptology ; ; 6225