{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":2,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":36,"n_cols":5,"rows_kept":36,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[7,2,7,3],[9,2,9,3],[9,4,9,5],[10,2,10,3],[10,4,10,5],[11,2,11,3],[11,4,11,5],[12,2,12,3],[13,2,13,3],[14,2,14,3],[15,2,15,3],[16,2,16,3],[17,2,17,3],[18,2,18,3],[29,2,29,3],[30,2,30,3],[33,2,33,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNISALENTO991003619499707536"]
[null,null,"Titolo",null,"Look back in Anger / John Osborne"]
[null,null,"Pubbl/distr/stampa",null,"London : Faber and Faber, 1986"]
[null,null,"ISBN",null,"0571038484"]
[null,null,"Descrizione fisica",null,"96 p. ; 19 cm"]
[null,null,"Disciplina",null,"822.914"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,"2.","Record Nr.",null,"UNINA9910631082303321"]
[null,null,"Autore",null,"Liu Leibo"]
[null,null,"Titolo",null,"Software Defined Chips : Volume II / / by Leibo Liu, Shaojun Wei, Jianfeng Zhu, Chenchen Deng"]
[null,null,"Pubbl/distr/stampa",null,"Singapore : , : Springer Nature Singapore : , : Imprint : Springer, , 2023"]
[null,null,"ISBN",null,"981-19-7636-8"]
[null,null,"Edizione",null,"[1st ed. 2023.]"]
[null,null,"Descrizione fisica",null,"1 online resource (330 pages)"]
[null,null,"Collana",null,"Engineering Series"]
[null,null,"Disciplina",null,"621.3815"]
[null,null,"Soggetti",null,"Electronics"]
[{"$nulls":4},"Electronic circuits"]
[{"$nulls":4},"Microprocessors"]
[{"$nulls":4},"Computer architecture"]
[{"$nulls":4},"Microprogramming"]
[{"$nulls":4},"Logic design"]
[{"$nulls":4},"Electronics and Microelectronics, Instrumentation"]
[{"$nulls":4},"Electronic Circuits and Systems"]
[{"$nulls":4},"Processor Architectures"]
[{"$nulls":4},"Control Structures and Microprogramming"]
[{"$nulls":4},"Logic Design"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Nota di bibliografia","Includes bibliographical references."]
[null,null,"Nota di contenuto",null,"Programming model -- Hardware Security and Reliability -- Technical Difficulties and Development Trend -- Current Application Fields -- Future Application Prospects."]
[null,null,null,"Sommario/riassunto","This book is the second volume of a two-volume book set which introduces software-defined chips. In this book, the programming model of the software-defined chips is analyzed by tracing the coevolution of modern general-purpose processors and programming models. The enhancement in hardware security and reliability of the software-defined chips are described from the perspective of dynamic and partial reconfiguration. The challenges and prospective trends of software-defined chips are also discussed. Current applications in the fields of artificial intelligence, cryptography, 5G communications, etc., are presented in detail. Potential applications in the future, including post-quantum cryptography, evolutionary computing, etc., are also discussed. This book is suitable for scientists and researchers in the "]
[{"$nulls":4},"areas of electrical and electronic engineering and computer science. Postgraduate students, practitioners and professionals in related areas are also potentially interested in the topic of this book."]