{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":16,"n_cols":5,"rows_kept":16,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[3,2,3,3],[5,2,5,3],[6,2,6,3],[7,2,7,3],[10,2,10,3],[11,2,11,3],[13,2,13,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNISALENTO991003243459707536"]
[null,null,"Titolo",null,"Network processor design. Vol. 3, Issues and practices [electronic resource] / edited by Mark A. Franklin ... [et al.]."]
[null,null,"Pubbl/distr/stampa",null,"San Francisco, Calif. : Morgan Kaufmann, 2005"]
[null,null,"ISBN",null,"9780120884766"]
[{"$nulls":4},"0120884763"]
[null,null,"Descrizione fisica",null,"300 p."]
[null,null,"Disciplina",null,"621.395"]
[null,null,"Soggetti",null,"Network processors - Design"]
[{"$nulls":4},"Application-specific integrated circuits - Design"]
[{"$nulls":4},"Electronic books."]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Risorsa elettronica"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,"Nota di contenuto",null,"1. Network Processors: New Horizons -- Patrick Crowley, Mark A. Franklin, Haldun Hadimioglu, Peter Z. Onufryk -- 2. Supporting Mixed Real-Time Workloads in -- Multithreaded Processors with Segmented -- Instruction Caches -- Patrick Crowley -- 3. Efficient Packet Classification with Digest Caches -- Francis Chang, Wu-chang Feng, Wu-chi Feng, Kang Li -- 4 Towards a Flexible Network Processor Interface for -- RapidIO, Hypertransport, and PCI-Express -- Christian Sauer, Matthias Gries, Kurt Keutzer, Jose Ignacio Gomez -- 5. A High-Speed, Multithreaded TCP Offload Engine for 10 Gb/s Ethernet -- Yatin Hoskote, Sriram Vangal, Vasantha Erraguntla, Nitin Borkar -- 6. A Hardware Platform for Network Intrusion Detection and Prevention -- Chris Clark,Wenke Lee, David Schimmel, Didier Contis, Mohamed Koň, Ashley Thomas -- 7. Packet Processing on a SIMD Stream Processor -- Jathin S. Rai, Yu-Kuen Lai, Gregory T. Byrd -- 8. A Programming Environment for Packet-Processing -- Systems: Design Considerations -- Harrick Vin, Jayaram Mudigonda, Jamie Jason, Erik J. Johnson,Roy Ju, Aaron Kunze, Ruiqi Lian -- 9. RNOSA Middleware Platform for Low-Cost -- Packet-Processing Devices -- Jonas Greutert, Lothar Thiele -- 10. On the Feasibility of Using Network Processors for DNA Queries -- Herbert Bos, Kaiming Huang -- 11. Pipeline Task Scheduling on Network Processors -- Mark A. Franklin, Seema Datar -- 12. A Framework for Design Space Exploration of Resource Efficient Network Processing on Multiprocessor SoCs -- Matthias Grünewald, J̲rg-"]
[{"$nulls":4},"Christian Niemann, Mario Porrmann, Ulrich Rückert -- 13. Application Analysis and Resource Mapping -- for Heterogeneous Network Processor Architectures -- Ramaswamy Ramaswamy, Ning Weng, Tilman Wolf -- References -- Index."]
[null,null,null,"Sommario/riassunto","The past few years have seen significant change in the landscape of high-end network processing. In response to the formidable challenges facing this emerging field, the editors of this series set out to survey the latest research and practices in the design, programming, and use of network processors. Through chapters on hardware, software, performance and modeling, Volume 3 illustrates the potential for new NP applications, helping to lay a theoretical foundation for the architecture, evaluation, and programming of networking processors. Like Volume 2 of the series, Volume 3 further shifts the focus from achieving higher levels of packet processing performance to addressing other critical factors such as ease of programming, application developments, power, and performance prediction. In addition, Volume 3 emphasizes forward-looking, leading-edge research in the areas of architecture, tools and techniques, and applications such as high-speed intrusion detection and prevention system design, and the implementation of new interconnect standards. *Investigates current applications of network processor technology at Intel; Infineon Technologies; and NetModule. Presents current research in network processor design in three distinct areas: *Architecture at Washington University, St. Louis; Oregon Health and Science University; University of Georgia; and North Carolina State University. *Tools and Techniques at University of Texas, Austin; Academy of Sciences, China; University of Paderborn, Germany; and University of Massachusetts, Amherst. *Applications at University of California, Berkeley; Universidad Complutense de Madrid, Spain; ETH Zurich, Switzerland; Georgia Institute of Technology; Vrije Universiteit, the Netherlands; and Universiteit Leiden, the Netherlands."]