{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":14,"n_cols":5,"rows_kept":14,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[10,2,10,3],[11,2,11,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNISA996574746803316"]
[null,null,"Titolo",null,"2401-2019 IEEE Standard Format for LSI-Package-Board Interoperable Design - Redline / / IEEE"]
[null,null,"Pubbl/distr/stampa",null,"New York : , : IEEE, , 2020"]
[null,null,"ISBN",null,"1-5044-6508-3"]
[null,null,"Descrizione fisica",null,"1 online resource (436 pages)"]
[null,null,"Disciplina",null,"003"]
[null,null,"Soggetti",null,"Large scale systems"]
[{"$nulls":4},"Integrated circuits"]
[{"$nulls":4},"Printed circuits - Design and construction"]
[{"$nulls":4},"Computer networks"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Sommario/riassunto","A method is provided for specifying a common interoperable format for electronic systems design. The format provides a common way to specify information/data about the project management, netlists, components, design rules, and geometries used in the large-scale integration-package-board designs. The method provides the ability to make electronic systems a key consideration early in the design process; design tools can use it to seamlessly exchange information/data."]