{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":19,"n_cols":5,"rows_kept":19,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[7,2,7,3],[8,2,8,3],[9,2,9,3],[11,2,11,3],[12,2,12,3],[16,2,16,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNISA996466136003316"]
[null,null,"Titolo",null,"Parallel computer routing and communication : second international workshop, PCRCW '97, Atlanta, Georgia, USA, June 26-27, 1997 : proceedings / / Sudhakar Yalamanchili, Jose Duato, editors"]
[null,null,"Pubbl/distr/stampa",null,"Berlin ; ; Heidelberg : , : Springer Verlag, , [1998]"]
[{"$nulls":4},"Â©1998"]
[null,null,"ISBN",null,"3-540-69352-1"]
[null,null,"Edizione",null,"[1st ed. 1998.]"]
[null,null,"Descrizione fisica",null,"1 online resource (XII, 309 p.)"]
[null,null,"Collana",null,"Lecture Notes in Computer Science ; ; Volume 1417"]
[null,null,"Disciplina",null,"004.35"]
[null,null,"Soggetti",null,"Parallel processing (Electronic computers)"]
[{"$nulls":4},"Computer networks"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Bibliographic Level Mode of Issuance: Monograph"]
[null,null,null,"Nota di bibliografia","Includes bibliographical references and index."]
[null,null,"Nota di contenuto",null,"Keynote Address -- Approaches to Quality of Service in High-Performance Networks -- Routing I -- Integrated Multi-class Routing -- Congestion Control in the Wormhole-Routed Torus With Clustering and Delayed Deflection -- Multicasting in Irregular Networks with Cut-Through Switches using Tree-Based Multidestination Worms* -- Poster Session -- CCSIMD: a Concurrent Communication and Computation Framework for SIMD Machines -- Arctic Switch Fabric -- Router and Network Architectures I -- STREAMER: Hardware Support for Smoothed Transmission of Stored Video over ATM -- Preliminary Evaluation of a Hybrid Deterministic/Adaptive Router -- HiPER-P: An Efficient, High-Performance Router for Multicomputer Interconnection Networks -- Router and Network Architectures II (Invited Presentations) -- ServerNet™ II -- Embedded Systems Standards -- Challenges in the Design of Contemporary Routers -- Panel Session -- Panel Session -- Messaging Layer Support -- Evaluation of Communication Mechanisms in Invalidate-based Shared Memory Multiprocessors -- How Can We Design Better Networks for DSM Systems? -- Integration of U-Net into Windows/NT -- Routing II -- Distance-Based Flow Control in Wormhole Networks -- On the Use of Virtual Channels in Networks of Workstations with Irregular Topology -- Multicasting on Switch-based Irregular Networks using Multi-drop Path-based Multidestination Worms -- Power/Performance Trade-offs for Direct Networks -- Router and Network Architectures III -- ChaosLAN: Design and Implementation "]
[{"$nulls":4},"of a Gigabit LAN Using Chaotic Routing -- Does Time-Division Multiplexing Close the Gap Between Memory and Optical Communication Speeds? -- Deadlock Issues -- Modeling Message Blocking and Deadlock in Interconnection Networks -- On the Reduction of Deadlock Frequency by Limiting Message Injection in Wormhole Networks."]
[null,null,null,"Sommario/riassunto","This workshop was a continuation of the PCRCW ’94 workshop that focused on issues in parallel communication and routing in support of parallel processing. The workshop series provides a forum for researchers and designers to exchange ideas with respect to challenges and issues in supporting communication for high-performance parallel computing. Within the last few years we have seen the scope of interconnection network technology expand beyond traditional multiprocessor systems to include high-availability clusters and the emerging class of system area networks. New application domains are creating new requirements for interconnection network services, e.g., real-time video, on-line data mining, etc. The emergence of quality-of-service guarantees within these domains challenges existing approaches to interconnection network design. In the recent past we have seen the emphasis on low-latency software layers, the application of multicomputer interconnection technology to distributed shared-memory multiprocessors and LAN interconnects, and the shift toward the use of commodity clusters and standard components. There is a continuing evolution toward powerful and inexpensive network interfaces, and low-cost, high-speed routers and switches from commercial vendors. The goal is to address the above issues in the context of networks of workstations, multicomputers, distributed shared-memory multiprocessors, and traditional tightly-coupled multiprocessor interconnects. The PCRCW ’97 workshop presented 20 regular papers and two short papers covering a range of topics dealing with modern interconnection networks. It was hosted by the Georgia Institute of Technology and sponsored by the Atlanta Chapter of the IEEE Computer Society."]