{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":18,"n_cols":5,"rows_kept":18,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[7,2,7,3],[8,2,8,3],[11,2,11,3],[12,2,12,3],[15,2,15,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNISA996465754803316"]
[null,null,"Titolo",null,"Advanced Parallel Processing Technologies [[electronic resource] ] : 8th International Symposium, APPT 2009, Rapperswil, Switzerland, August 24-25, 2009 Proceedings / / edited by Yong Dou, Ralf Gruber, Josef Joller"]
[null,null,"Pubbl/distr/stampa",null,"Berlin, Heidelberg : , : Springer Berlin Heidelberg : , : Imprint : Springer, , 2009"]
[null,null,"ISBN",null,"3-642-03644-9"]
[null,null,"Edizione",null,"[1st ed. 2009.]"]
[null,null,"Descrizione fisica",null,"1 online resource (XII, 478 p.)"]
[null,null,"Collana",null,"Theoretical Computer Science and General Issues, , 2512-2029 ; ; 5737"]
[null,null,"Disciplina",null,"004.0151"]
[null,null,"Soggetti",null,"Computer science"]
[{"$nulls":4},"Theory of Computation"]
[{"$nulls":4},"Computer Science"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Includes index."]
[null,null,"Nota di contenuto",null,"Architecture -- A Fast Scheme to Investigate Thermal-Aware Scheduling Policy for Multicore Processors -- Dealing with Traffic-Area Trade-Off in Direct Coherence Protocols for Many-Core CMPs -- An Efficient Lightweight Shared Cache Design for Chip Multiprocessors -- A Novel Cache Organization for Tiled Chip Multiprocessor -- A Performance Model for Run-Time Reconfigurable Hardware Accelerator -- SPMTM: A Novel ScratchPad Memory Based Hybrid Nested Transactional Memory Framework -- Implementation of Rotation Invariant Multi-View Face Detection on FPGA -- The Design and Evaluation of a Selective Way Based Trace Cache -- A Fine-Grained Pipelined Implementation for Large-Scale Matrix Inversion on FPGA -- L1 Collective Cache: Managing Shared Data for Chip Multiprocessors -- Graphical Processing Unit -- Efficient Multiplication of Polynomials on Graphics Hardware -- Performance Optimization Strategies of High Performance Computing on GPU -- A Practical Approach of Curved Ray Prestack Kirchhoff Time Migration on GPGPU -- GCSim: A GPU-Based Trace-Driven Simulator for Multi-level Cache -- A Hybrid Parallel Signature Matching Model for Network Security Applications Using SIMD GPU -- Grid -- HPVZ: A High Performance Virtual Computing Environment for Super Computers -- High Performance Support of Lustre over Customized HSNI for HPC -- ViroLab Security and Virtual Organization Infrastructure -- E2EDSM: An Edge-to-Edge Data Service "]
[{"$nulls":4},"Model for Mass Streaming Media Transmission -- Grid Scheduling -- Iso-Level CAFT: How to Tackle the Combination of Communication Overhead Reduction and Fault Tolerance Scheduling -- MaGate Simulator: A Simulation Environment for a Decentralized Grid Scheduler -- Mobile Applications -- A Distributed Shared Memory Architecture for Occasionally Connected Mobile Environments -- Time-Adaptive Vertical Handoff Triggering Methods for Heterogeneous Systems -- Energy-Saving Topology Control for Heterogeneous Ad Hoc Networks -- Parallel Applications -- Computational Performance of a Parallelized Three-Dimensional High-Order Spectral Element Toolbox -- Research on Evaluation of Parallelization on an Embedded Multicore Platform -- MapReduce-Based Pattern Finding Algorithm Applied in Motif Detection for Prescription Compatibility Network -- Parallelization of the LEMan Code with MPI and OpenMP -- The Recursive Dual-Net and Its Applications -- Parallelization Strategies for Mixed Regular-Irregular Applications on Multicore-Systems -- Performance Improvement of Multimedia Kernels by Alleviating Overhead Instructions on SIMD Devices -- Large Matrix Multiplication on a Novel Heterogeneous Parallel DSP Architecture -- Implementing Fast Packet Filters by Software Pipelining on x86 Processors -- Parallel Libraries -- OSL: Optimized Bulk Synchronous Parallel Skeletons on Distributed Arrays -- Performance -- Evaluating SPLASH-2 Applications Using MapReduce -- MPTD: A Scalable and Flexible Performance Prediction Framework for Parallel Systems."]
[null,null,null,"Sommario/riassunto","This book constitutes the refereed proceedings of the 8th International Workshop on Advanced Parallel Processing Technologies, APPT 2009, held in Rapperswil, Switzerland, in August 2009. The 36 revised full papers presented were carefully reviewed and selected from 76 submissions. All current aspects in parallel and distributed computing are addressed ranging from hardware and software issues to algorithmic aspects and advanced applications. The papers are organized in topical sections on architecture, graphical processing unit, grid, grid scheduling, mobile application, parallel application, parallel libraries and performance."]