{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":2,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":34,"n_cols":5,"rows_kept":34,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[2,4,2,5],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[7,2,7,3],[14,2,14,3],[14,4,14,5],[15,2,15,3],[15,4,15,5],[16,2,16,3],[17,2,17,3],[18,2,18,3],[19,2,19,3],[20,2,20,3],[21,2,21,3],[26,2,26,3],[27,2,27,3],[31,2,31,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNISA996390664703316"]
[null,null,"Autore",null,"Ames Richard <d. 1693.>"]
[null,null,"Titolo",null,"Sylvia's complaint of her sexes unhappiness [[electronic resource] ] : a poem : being the second part of Sylvia's revenge, or, A satyr against man ; to which is added, The emulation, a pindarique ode"]
[null,null,"Pubbl/distr/stampa",null,"London, : Printed for Robert Battersby ..., 1698"]
[null,null,"Edizione",null,"[The third edition.]"]
[null,null,"Descrizione fisica",null,"[4], 24 p"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Imperfect: creased, and tightly bound, with loss of text."]
[{"$nulls":4},"Attributed to Richard Ames: Cf. BM; Halkett and Laing (2nd ed.). Erroneously assigned to Robert Gould. Cf. Sloane, E.H. Robert Gould."]
[{"$nulls":4},"\"The emulation, a pindarique ode\": p. 21."]
[{"$nulls":4},"Reproduction of original in the Newberry Library."]
[null,null,null,"Sommario/riassunto","eebo-0101"]
[null,"2.","Record Nr.",null,"UNINA9910254193103321"]
[null,null,"Titolo",null,"Near Threshold Computing : Technology, Methods and Applications / / edited by Michael Hübner, Cristina Silvano"]
[null,null,"Pubbl/distr/stampa",null,"Cham : , : Springer International Publishing : , : Imprint : Springer, , 2016"]
[null,null,"ISBN",null,"3-319-23389-0"]
[null,null,"Edizione",null,"[1st ed. 2016.]"]
[null,null,"Descrizione fisica",null,"1 online resource (104 p.)"]
[null,null,"Disciplina",null,"620"]
[null,null,"Soggetti",null,"Electronic circuits"]
[{"$nulls":4},"Microprocessors"]
[{"$nulls":4},"Circuits and Systems"]
[{"$nulls":4},"Processor Architectures"]
[{"$nulls":4},"Electronic Circuits and Devices"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Description based upon print version of record."]
[null,null,null,"Nota di bibliografia","Includes bibliographical references."]
[null,null,"Nota di contenuto",null,"PART I: NTC opportunities, challenges and limits -- Chapter 1: Extreme Energy Efficiency by Near Threshold Voltage Operation -- Part II Micro-architecture challenges and energy management at NTC -- Chapter2: Many-core Architecture for NTC: Energy Efficiency from the Ground Up -- Chapter 3: Variability-Aware Voltage Island Management for Near-Threshold Voltage Computing With Performance Guarantees -- Part III Memory system design for NTC -- Chapter4: Resizable Data Composer (RDC) Cache: A Near-Threshold Cache tolerating Process Variation Via architectural fault tolerance -- Chapter 5 Memories for NTC."]
[null,null,null,"Sommario/riassunto","This book explores near-threshold computing (NTC), a design-space using techniques to run digital chips (processors) near the lowest possible voltage.  Readers will be enabled with specific techniques to design chips that are extremely robust; tolerating variability and resilient against errors.  Variability-aware voltage and frequency allocation schemes will be presented that will provide performance guarantees, when moving toward near-threshold manycore chips.  ·         Provides an introduction to near-threshold computing, enabling reader with a variety of tools to face the challenges of the power/utilization wall; ·         Demonstrates how to design efficient voltage regulation, so that each region of the chip can operate at the most efficient voltage and frequency point; ·         Investigates how "]
[{"$nulls":4},"performance guarantees can be ensured when moving towards NTC manycores through variability-aware voltage and frequency allocation schemes.  ."]