{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":2,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":27,"n_cols":5,"rows_kept":27,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[2,4,2,5],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[7,2,7,3],[8,2,8,3],[9,2,9,3],[12,2,12,3],[12,4,12,5],[13,2,13,3],[13,4,13,5],[14,2,14,3],[15,2,15,3],[16,2,16,3],[17,2,17,3],[18,2,18,3],[22,2,22,3],[23,2,23,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNINA990000042690403321"]
[null,null,"Autore",null,"Chauvin, René"]
[null,null,"Titolo",null,"Costruction du canal de Jonage : travaux, installations hydrauliques et electriques / monographie par René Chauvin ; dessin de J. Verot ; publie par la Societe lyonnayse des forces motrices du Rhone"]
[null,null,"Pubbl/distr/stampa",null,"Paris : Ch.Beranger, 1902-"]
[null,null,"Descrizione fisica",null,"v. ; 33 cm"]
[null,null,"Disciplina",null,"627.13"]
[null,null,"Locazione",null,"FINBC"]
[null,null,"Collocazione",null,"13 E 27 13"]
[null,null,"Lingua di pubblicazione",null,"Italiano"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Atlas. 7 p. : 55 tav. In testa al front. : Societe lyonnaise des forces motries du Rhone"]
[null,"2.","Record Nr.",null,"UNISA996280506603316"]
[null,null,"Titolo",null,"IEEE Standard VHDL Language Reference Manual"]
[null,null,"Pubbl/distr/stampa",null,"[Place of publication not identified], : IEEE, 2002"]
[null,null,"ISBN",null,"0-7381-3248-9"]
[null,null,"Descrizione fisica",null,"1 online resource"]
[null,null,"Disciplina",null,"621.3819"]
[null,null,"Soggetti",null,"VHDL (Computer hardware description language) - Standards"]
[{"$nulls":4},"VHDL (Computer hardware description language)"]
[{"$nulls":4},"Computer hardware description languages"]
[{"$nulls":4},"Engineering - Computer programs"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Bibliographic Level Mode of Issuance: Monograph"]
[null,null,null,"Sommario/riassunto","VHSIC Hardware Description Language (VHDL) is defined. VHDL is a formal notation intended for use in all phases of the creation of electronic systems. Because it is both machine readable and human readable, it supports the development, verification, synthesis, and testing of hardware designs; the communication of hardware design data; and the maintenance, modification, and procurement of hardware. Its primary audiences are the implementors of tools supporting the language and the advanced users of the language. Keywords: computer languages, electronic systems, hardware, hardware design, VHDL."]