{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":13,"n_cols":5,"rows_kept":13,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[8,2,8,3],[9,2,9,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNISA996280327703316"]
[null,null,"Titolo",null,"2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS) / / Institute of Electrical and Electronics Engineers ; Panepistēmio Athēnōn, contributor"]
[null,null,"Pubbl/distr/stampa",null,"Piscataway, N.J. : , : IEEE, , 2017"]
[null,null,"ISBN",null,"1-5386-0352-7"]
[null,null,"Descrizione fisica",null,"1 online resource : illustrations"]
[null,null,"Disciplina",null,"621.3815"]
[null,null,"Soggetti",null,"Electronic circuit design"]
[{"$nulls":4},"Error-correcting codes (Information theory)"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Nota di bibliografia","Includes bibliographical references."]
[null,null,null,"Sommario/riassunto","On line testing and more generally design for robustness, are important in modern electronic systems. These needs increased dramatically with the introduction of nanometer technologies, which impact adversely noise margins process, voltage and temperature variations aging and wear out soft error and EMI sensitivity and power density and make mandatory the use of design for robustness techniques for extending, yield, reliability, and lifetime of modern SoCs Design for reliability is also mandatory for reducing power dissipation, as reducing voltage for reducing power strongly affects reliability by reducing noise margins and thus the sensitivity to soft errors and EMI, and by increasing circuit delays which increase sensitivity to timing faults Design for Security is also strongly related with Design for Reliability, as security attacks are often fault based IOLTS is an established forum for presenting novel ideas and experimental data on these areas."]