{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":2,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":43,"n_cols":5,"rows_kept":43,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[2,4,2,5],[3,2,3,3],[5,2,5,3],[8,2,8,3],[9,2,9,3],[10,2,10,3],[11,2,11,3],[14,2,14,3],[15,2,15,3],[19,2,19,3],[21,2,21,3],[21,4,21,5],[22,2,22,3],[22,4,22,5],[23,2,23,3],[24,2,24,3],[25,2,25,3],[26,2,26,3],[27,2,27,3],[28,2,28,3],[30,2,30,3],[36,2,36,3],[37,2,37,3],[40,2,40,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNISA996202272803316"]
[null,null,"Autore",null,"Aicher Otl"]
[null,null,"Titolo",null,"Analogous and digital / / Otl Aicher ; with an introduction by Wilhelm Vossenkuhl"]
[null,null,"Pubbl/distr/stampa",null,"[Berlin, Germany] : , : Ernst & Sohn, , 2015"]
[{"$nulls":4},"©2015"]
[null,null,"ISBN",null,"3-433-60593-9"]
[{"$nulls":4},"3-433-60596-3"]
[{"$nulls":4},"3-433-60594-7"]
[null,null,"Edizione",null,"[2nd ed.]"]
[null,null,"Descrizione fisica",null,"1 online resource (189 p.)"]
[null,null,"Disciplina",null,"741.6"]
[null,null,"Soggetti",null,"Art - Philosophy"]
[{"$nulls":4},"Design - Philosophy"]
[{"$nulls":4},"Architecture - Philosophy"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Description based upon print version of record."]
[null,null,null,"Nota di bibliografia","Includes bibliographical references."]
[null,null,"Nota di contenuto",null,"otl aicher analogous and digital; contents; preface by sir norman foster; Introduction; Authenticity and a questionable analogy; Knowing and making; Thinking and making; Critique of rationalism; Aicher today; grasping with the hand and mind; extensions of the ego; the eye, visual thinking; analogous and digital; afterword; universals and capitals; 1; 2; 3; 4; buridan and peirce; reading scores; honourable burial for descartes; design and philosophy; 1; 2; 3; 4; architecture and epistemology; use as philosophy; 1 wittgenstein as an architect; 2 haus wittgenstein; 3 we in the world; 4 use"]
[{"$nulls":4},"5 school of making6 looking; appendix; planning and control; development, a concept; an apple; something quite ordinary; 1; 2; 3; life form and ideology; what is truth?; cultures of thinking; afterword; sources; End User License Agreement"]
[null,"2.","Record Nr.",null,"UNINA9910637722203321"]
[null,null,"Titolo",null,"Machine Learning Applications in Electronic Design Automation / / edited by Haoxing Ren, Jiang Hu"]
[null,null,"Pubbl/distr/stampa",null,"Cham : , : Springer International Publishing : , : Imprint : Springer, , 2022"]
[null,null,"ISBN",null,"3-031-13074-X"]
[null,null,"Edizione",null,"[1st ed. 2022.]"]
[null,null,"Descrizione fisica",null,"1 online resource (585 pages)"]
[null,null,"Collana",null,"Mathematics and Statistics Series"]
[null,null,"Disciplina",null,"929.374"]
[{"$nulls":4},"621.38150285631"]
[null,null,"Soggetti",null,"Electronic circuits"]
[{"$nulls":4},"Embedded computer systems"]
[{"$nulls":4},"Electronic circuit design"]
[{"$nulls":4},"Electronic Circuits and Systems"]
[{"$nulls":4},"Embedded Systems"]
[{"$nulls":4},"Electronics Design and Verification"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Nota di bibliografia","Includes bibliographical references and index."]
[null,null,"Nota di contenuto",null,"Introduction -- Analysis of Digital Design: Routability Optimization for Industrial Designs at Sub-14nm Process Nodes Using Machine Learning -- RouteNet: Routability Prediction for Mixed-size Designs Using Convolutional Neural Network -- High Performance Graph Convolutional networks with Applications in Testability Analysis -- MAVIREC: ML-Aided Vectored IR-Drop Estimation and Classification -- GRANNITE: Graph Neural Network Inference for Transferable Power Estimation -- Machine Learning-Enabled High-Frequency Low-Power Digital Design Implementation at Advanced Process Nodes -- Optimization of Digital Design: Chip Placement with Deep Reinforcement learning -- DREAMPlace: Deep Learning Toolkit-Enabled GPU Acceleration for Modern VLSI Placement -- TreeNet: Deep Point Cloud Embedding for Routing Tree Construction -- Asynchronous Reinforcement Learning Framework for Net Order Exploration in Detailed Routing -- Standard Cell Routing with Reinforcement Learning and Genetic Algorithm in Advanced Technology Nodes -- PrefixRL: Optimization of Parallel Prefix Circuits using Deep Reinforcement Learning -- GAN-CTS: A Generative Adversarial Framework for Clock Tree Prediction and Optimization -- Analysis and Optimization of "]
[{"$nulls":4},"Analog Design: Machine Learning Techniques in Analog Layout Automation -- Layout Symmetry Annotation for Analog Circuits with Graph Neural Networks -- ParaGraph: Layout parasitics and device parameter prediction using graph neural network -- GCN-RL circuit designer: Transferable transistor sizing with graph neural networks and reinforcement learn -- Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization -- Logic and Physical Verification: Deep Predictive Coverage Collection/ Dynamically Optimized Test Generation Using Machine Learning -- Novelty-Driven Verification: Using Machine Learning to Identify Novel Stimuli and Close Coverage -- Using Machine Learning Clustering To Find Large Coverage Holes -- GAN-OPC: Mask optimization with lithography-guided generative adversarial nets -- Layout hotspot detection with feature tensor generation and deep biased learning."]
[null,null,null,"Sommario/riassunto","This book serves as a single-source reference to key machine learning (ML) applications and methods in digital and analog design and verification. Experts from academia and industry cover a wide range of the latest research on ML applications in electronic design automation (EDA), including analysis and optimization of digital design, analysis and optimization of analog design, as well as functional verification, FPGA and system level designs, design for manufacturing (DFM), and design space exploration. The authors also cover key ML methods such as classical ML, deep learning models such as convolutional neural networks (CNNs), graph neural networks (GNNs), generative adversarial networks (GANs) and optimization methods such as reinforcement learning (RL) and Bayesian optimization (BO). All of these topics are valuable to chip designers and EDA developers and researchers working in digital and analog designs and verification. Serves as a single-source reference to key machine learning (ML) applications and methods in digital and analog design and verification; Covers classical ML methods, as well as deep learning models such as convolutional neural networks (CNNs), graph neural networks (GNNs), generative adversarial networks (GANs) and optimization methods such as reinforcement learning (RL) and Bayesian optimization (BO); Discusses machine learning ML’s applications in electronic design automation (EDA), especially in the design automation of VLSI integrated circuits."]