{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":12,"n_cols":5,"rows_kept":12,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[3,2,3,3],[4,2,4,3],[5,2,5,3],[7,2,7,3],[8,2,8,3],[10,2,10,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNISA996199727303316"]
[null,null,"Titolo",null,"2001 IEEE International Symposium on Performance Analysis of Systems and Software : ISPASS, November 4-6, 2001, Tucson, Arizona / / Institute of Electrical and Electronics Engineers"]
[null,null,"Pubbl/distr/stampa",null,"Piscataway, New Jersey : , : IEEE, , 2001"]
[null,null,"Descrizione fisica",null,"1 online resource (x, 185 pages) : illustrations"]
[null,null,"Disciplina",null,"004.24"]
[null,null,"Soggetti",null,"Computer systems - Evaluation"]
[{"$nulls":4},"Computer systems - Reliability"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,"Nota di contenuto",null,"2001 IEEE International Symposium on Performance Analysis of Systems and Software [front matter] -- MASE: a novel infrastructure for detailed microarchitectural modeling -- Early design phase power/performance modeling through statistical simulation -- Performance analysis using pipeline visualization -- Implementation and evaluation of a best-effort scheduling algorithm in an embedded real-time system -- An evaluation of the POSIX trace standard implemented in RT-linux -- Cycle accurate thread timer for linux environmenthang -- About the sensitivity of the HLRC-DU protocol on diff and page sizes -- Geist: a generator for e-commerce & internet server traffic -- Performance characterization experience of multi-tier e-business systems using queuing operational analysis -- Understanding control flow transfer and its predictability in java processing -- The effects of context switching on branch predictor performance -- Estimating internal memory fragmentation for java programs under the binary buddy policy -- An evaluation of search tree techniques in the presence of caches -- Automatic memory hierarchy characterization -- Using program and user information to improve file prediction performance -- Efficient profile-based evaluation of randomising set index functions for cache memories -- Workload characterization of multithreaded java servers -- Behavior and performance of interactive multi-player game servers -- Parallel simulation of multiprocessor execution: implementation and results for simplescalar -- Locality-aware predictive scheduling of network processors -- Statistical usage testing applied to mobile network verification -- Balancing thoughput and "]
[{"$nulls":4},"fairness in SMT processors -- An empirical study of the scalability aspects of instruction distribution algorithms for clustered processors -- How to compare the performance of two SMT microarchitectures -- Author index."]