{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":2,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":35,"n_cols":5,"rows_kept":35,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[2,4,2,5],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[7,2,7,3],[8,2,8,3],[10,2,10,3],[13,2,13,3],[14,2,14,3],[16,2,16,3],[16,4,16,5],[17,2,17,3],[17,4,17,5],[18,2,18,3],[18,4,18,5],[19,2,19,3],[20,2,20,3],[21,2,21,3],[22,2,22,3],[23,2,23,3],[24,2,24,3],[26,2,26,3],[29,2,29,3],[30,2,30,3],[32,2,32,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNINA990000773660403321"]
[null,null,"Autore",null,"Rogers, Richard"]
[null,null,"Titolo",null,"Richard Rogers + architects / Richard Roger s"]
[null,null,"Pubbl/distr/stampa",null,"London : Academy Editions, c1985"]
[null,null,"ISBN",null,"0-312-68207-7"]
[null,null,"Descrizione fisica",null,"160 p. : tutte ill. ; 22x29 cm"]
[null,null,"Collana",null,"Architectural monographs"]
[null,null,"Disciplina",null,"720.92"]
[null,null,"Locazione",null,"FARBC"]
[{"$nulls":4},"DCATA"]
[null,null,"Collocazione",null,"MON B 625"]
[{"$nulls":4},"MON B 626"]
[{"$nulls":4},"543083"]
[null,null,"Lingua di pubblicazione",null,"Italiano"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,"2.","Record Nr.",null,"UNINA9911047655603321"]
[null,null,"Autore",null,"Neuwirth Sarah"]
[null,null,"Titolo",null,"High Performance Computing : ISC High Performance 2025 International Workshops, Hamburg, Germany, June 10–13, 2025, Revised Selected Papers / / edited by Sarah Neuwirth, Arnab Kumar Paul, Tobias Weinzierl, Erin Claire Carson"]
[null,null,"Pubbl/distr/stampa",null,"Cham : , : Springer Nature Switzerland : , : Imprint : Springer, , 2026"]
[null,null,"ISBN",null,"3-032-07612-9"]
[null,null,"Edizione",null,"[1st ed. 2026.]"]
[null,null,"Descrizione fisica",null,"1 online resource (947 pages)"]
[null,null,"Collana",null,"Lecture Notes in Computer Science, , 1611-3349 ; ; 16091"]
[null,null,"Disciplina",null,"621.39"]
[{"$nulls":4},"004.6"]
[null,null,"Soggetti",null,"Computer engineering"]
[{"$nulls":4},"Computer networks"]
[{"$nulls":4},"Computer Engineering and Networks"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,"Nota di contenuto",null,"-- 6th ISC HPC International Workshop on Monitoring \\& Operational Data Analytics (MODA25).  -- Duration-Informed Workload Scheduler.  -- Monitoring Energy Consumption of Workloads on HPC Vega.  -- A Unified I/O Monitoring Framework Using eBPF.  -- Supporting HPC Users with LLview.  -- What Time Taught Us: Monitoring a Computing Technology Testbed Across Multiple Years.  -- 9th International Workshop on In Situ Visualization (WOIV’25).  -- Enabling Modular In-situ Workflows through CatalystMaestro and CatalystComposer.  -- Updating Inshimtu with Catalyst2 and Integrating an HPC MiniApp: Lessons Learned.  -- Issues and challenges of deploying in-situ visualization for SPH codes.  -- 5th International Workshop on Computational Aspects of Deep Learning (CADL).  -- Direct Feedback Alignment for Recurrent Neural Networks.  -- Assessing Tenstorrent's RISC-V MatMul Acceleration Capabilities.  -- Automatically parallelizing batch inference on deep neural networks using Fiats and Fortran 2023 \"do concurrent\".  -- Optimizing edge AI models on HPC systems with the edge in the loop.  -- Evaluation of Distributed Asynchronous Checkpointing in High-Performance Computing.  -- Energy Efficiency with Sustainable Performance: Techniques, Tools, and Best Practices (EESP).  -- Characterizing GPU Energy Usage in Exascale-Ready Portable Science Applications.  -- What A Waste.  -- Pinpointing Idle-Power "]
[{"$nulls":4},"Regressions in Linux.  -- DARE-ML: Democratized Accessible Resource Environment for Machine Learning in the SUPERCOM platform.  -- Power-Capping Metric Evaluation for Improving Energy Efficiency.  -- Experience on clock rate adjustment for energy-efficient GPU-accelerated real-world codes.  -- Running Energy-Efficient HPL on APUs: Strategies and Best Practices.  -- Analysis of Application Power Characteristics Using Performance Counters on A64FX.  -- Fifth workshop on Compiler-assisted Correctness Checking and Performance Optimization for HPC (C3PO'25).  -- CGPatch: Streamlining Static Call Graph Validation Using Selective Instrumentation.  -- Speculative Recursion Unrolling.  -- From C to Rust: Evaluating LLM Capabilities in Transpilation through Compilation Errors.  -- CompilerGPT: Leveraging Large Language Models for Analyzing and Acting on Compiler Optimization Reports.  -- Improving compiler support for SIMD offload using Arm Streaming SVE.  -- Fifth Workshop on Interactive and Urgent HPC (WIUHPC).  -- Dynamic Resource Management Framework for Elastic Computing.  -- Enabling Seamless Transitions from Experimental to Production HPC for Interactive Workflows.  -- A novel approach to dynamic computing using Slurm.  -- Fifth workshop on Communication, I/O, and Storage at Scale on Next-Generation Platforms – Scalable Infrastructures (ixpug-comm-io-storage).  -- Combining Malleability and Distributed Control Mechanisms to Reduce I/O Contention.  -- DOCA UROM: A Vehicle for Offloading HPC and AI to DPUs.  -- Accelerating I/O in Scientific Workflows with the Impact of Apache Ignite’s In-Memory File System.  -- HPC on Heterogeneous Hardware (H3).  -- Generation of Mixed-precision Kernels for Quantized Transformer Encoders with Exo.  -- Training an Image Classification Model on a Supercomputer with AMD Genoa Compute Nodes.  -- Exploring QUBO on LPUs for Engineering.  -- Investigating Matrix Repartitioning to Address the Over- and Undersubscription Challenge for a GPU-based CFD Solver.  -- Stream-K++: Adaptive GPU GEMM Kernel Selection and Scheduling for AI using Bloom Filters.  -- Accelerating Electrostatics Simulations with GPUs.  -- International workshop on RISC-V for HPC at ISC.  -- Streamlining Fedora Linux Distributions for RISC-V: A Scalable and Automated Approach.  -- Evaluating RISC-V processor as an alternative for High Performance Computing.  -- Evaluation of RVV-enabled COTS Platforms with Matrix Multiplication and EXO.  -- Advancing the RISC-V Performance Simulation Ecosystem with Data Prefetching.  -- RISC-V in HPC: a look into tools for performance monitoring.  -- Monte Cimone v2: HPC RISC-V Cluster Evaluation and Optimization.  -- Parallel FFTW on RISC-V: A Comparative Study including OpenMP, MPI, and HPX.  -- Exploring Fast Fourier Transforms on the Tenstorrent Wormhole.  -- The First International Workshop on Foundational Large Language Models Advances for HPC (LLM4HPC).  -- Leveraging AI for Productive and Trustworthy HPC Software: Challenges and Research Directions.  -- LLM & HPC:Benchmarking DeepSeek's Performance in High-Performance Computing Tasks.  -- Analysis of MPI Parallel Code Generated by GPT-4o.  -- Workshop Review Contributions.  -- QRUCH : Quantum Resources for Unified Computing Hub.  -- High Performance Container Workshop 2025.  -- A2SD: Advancing Autonomous Scientific Discovery Workshop.  -- The Future of Benchmarks in Supercomputing.  -- Research Software Engineering in High-Performance Computing - Tools and Techniques for Continuous Integration and Benchmarking."]
[null,null,null,"Sommario/riassunto","This volume constitutes the revised selected papers of 40th International Conference on High Performance Computing, ISC High Performance 2025, Hamburg, Germany, during June 10–13, 2025."]