{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":29,"n_cols":5,"rows_kept":29,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[2,4,2,5],[3,2,3,3],[4,2,4,3],[8,2,8,3],[9,2,9,3],[11,2,11,3],[16,2,16,3],[17,2,17,3],[21,2,21,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNINA9910830973303321"]
[null,null,"Autore",null,"Voldman Steven H"]
[null,null,"Titolo",null,"ESD [[electronic resource] ] : RF technology and circuits / / Steven H. Voldman"]
[null,null,"Pubbl/distr/stampa",null,"Chichester, West Sussex, England ; ; Hoboken, NJ, : J. Wiley, c2006"]
[null,null,"ISBN",null,"1-280-72219-3"]
[{"$nulls":4},"9786610722198"]
[{"$nulls":4},"0-470-06140-5"]
[{"$nulls":4},"0-470-06139-1"]
[null,null,"Descrizione fisica",null,"1 online resource (422 p.)"]
[null,null,"Disciplina",null,"621.384"]
[{"$nulls":4},"621.38412"]
[null,null,"Soggetti",null,"Radio frequency integrated circuits - Design and construction"]
[{"$nulls":4},"Radio frequency integrated circuits - Protection"]
[{"$nulls":4},"Electrostatics"]
[{"$nulls":4},"Electric discharges - Prevention"]
[{"$nulls":4},"Static eliminators"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Description based upon print version of record."]
[null,null,null,"Nota di bibliografia","Includes bibliographical references and index."]
[null,null,"Nota di contenuto",null,"ESD; Contents; Preface; Acknowledgements; Chapter 1 RF DESIGN and ESD; 1.1 Fundamental Concepts of ESD Design; 1.2 Fundamental Concepts of RF ESD Design; 1.3 Key RF ESD Contributions; 1.4 Key RF ESD Patents; 1.5 ESD Failure Mechanisms; 1.5.1 RF CMOS ESD Failure Mechanisms; 1.5.2 Silicon Germanium ESD Failure Mechanisms; 1.5.3 Silicon Germanium Carbon ESD Failure Mechanisms in Silicon Germanium Carbon Devices; 1.5.4 Gallium Arsenide Technology ESD Failure Mechanisms; 1.5.5 Indium Gallium Arsenide ESD Failure Mechanisms; 1.5.6 RF Bipolar Circuits ESD Failure Mechanisms; 1.6 RF Basics"]
[{"$nulls":4},"1.7 Two-Port Network Parameters1.7.1 Z-Parameters; 1.7.2 Y-Parameters; 1.7.3. S-Parameters; 1.7.4 T-Parameters; 1.8 Stability: RF Design Stability and ESD; 1.9 Device Degradation and ESD Failure; 1.9.1 ESD-Induced D.C. Parameter Shift and Failure Criteria; 1.9.2 RF Parameters, ESD Degradation, and Failure Criteria; 1.10 RF ESD Testing; 1.10.1 ESD Testing Models; 1.10.2 RF Maximum Power-to-Failure and ESD Pulse Testing Methodology; 1.10.3 ESD-Induced RF Degradation and S-Parameter Evaluation Test Methodology; 1.11 Time Domain "]
[{"$nulls":4},"Reflectometry (TDR) and Impedance Methodology for ESD Testing"]
[{"$nulls":4},"1.11.1 Time Domain Reflectometry (TDR) ESD Test System Evaluation1.11.2 ESD Degradation System Level Method - Eye Tests; 1.12 Product Level ESD Test and RF Functional Parameter Failure; 1.13 Combined RF and ESD TLP Test Systems; 1.14 Closing Comments and Summary; Problems; References; Chapter 2 RF ESD Design; 2.1 ESD Design Methods: Ideal ESD Networks and RF ESD Design Windows; 2.1.1 Ideal ESD Networks and the Current-Voltage d.c. Design Window; 2.1.2 Ideal ESD Networks in the Frequency Domain Design Window; 2.2 RF ESD Design Methods: Linearity"]
[{"$nulls":4},"2.3 RF ESD Design: Passive Element Quality Factors and Figures of Merit2.4 RF ESD Design Methods: Method of Substitution; 2.4.1 Method of Substitution of Passive Element to ESD Network Element; 2.4.2 Substitution of ESD Network Element to Passive Element; 2.5 RF ESD Design Methods: Matching Networks and RF ESD Networks; 2.5.1 RF ESD Method - Conversion of Matching Networks to ESD Networks; 2.5.2 RF ESD Method: Conversion of ESD Networks into Matching Networks; 2.5.2.1 Conversion of ESD Networks into L-Match Networks; 2.5.2.2 Conversion of ESD Networks into Pie-Match Networks"]
[{"$nulls":4},"2.5.2.3 Conversion of ESD Networks into T-Match Networks2.6 RF ESD Design Methods: Inductive Shunt; 2.7 RF ESD Design Methods: Cancellation Method; 2.7.1 Quality Factors and the Cancellation Method; 2.7.2 Inductive Cancellation of Capacitance Load and Figures of Merit; 2.7.3 Cancellation Method and ESD Circuitry; 2.8 RF ESD Design Methods: Impedance Isolation Technique Using LC Resonator; 2.9 RF ESD Design Methods: Lumped versus Distributed Loads; 2.9.1 RF ESD Distributed Load with Coplanar Wave Guides; 2.9.2 RF ESD Distribution Coplanar Waveguides Analysis Using ABCD Matrices"]
[{"$nulls":4},"2.10 ESD RF Design Synthesis and Floor Planning: RF, Analog, and Digital Integration"]
[null,null,null,"Sommario/riassunto","With the growth of high-speed telecommunications and wireless technology, it is becoming increasingly important for engineers to understand radio frequency (RF) applications and their sensitivity to electrostatic discharge (ESD) phenomena. This enables the development of ESD design methods for RF technology, leading to increased protection against electrical overstress (EOS) and ESD. ESD: RF Technology and Circuits:Presents methods for co-synthesizisng ESD networks for RF applications to achieve improved performance and ESD protection of semiconductor chips;discus"]