{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":26,"n_cols":5,"rows_kept":26,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[2,4,2,5],[3,2,3,3],[5,2,5,3],[8,2,8,3],[9,2,9,3],[10,2,10,3],[11,2,11,3],[13,2,13,3],[14,2,14,3],[18,2,18,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNINA9910827660703321"]
[null,null,"Autore",null,"Prince Betty"]
[null,null,"Titolo",null,"Vertical 3D memory technologies / / Betty Prince"]
[null,null,"Pubbl/distr/stampa",null,"Chichester, England : , : Wiley, , 2014"]
[{"$nulls":4},"©2014"]
[null,null,"ISBN",null,"1-118-76046-8"]
[{"$nulls":4},"1-118-76047-6"]
[{"$nulls":4},"1-118-76045-X"]
[null,null,"Edizione",null,"[1st edition]"]
[null,null,"Descrizione fisica",null,"1 online resource (371 p.)"]
[null,null,"Disciplina",null,"621.39/732"]
[null,null,"Soggetti",null,"Three-dimensional integrated circuits"]
[{"$nulls":4},"Semiconductor storage devices"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Description based upon print version of record."]
[null,null,null,"Nota di bibliografia","Includes bibliographical references and index."]
[null,null,"Nota di contenuto",null,"Vertical 3D Memory Technologies; Contents; Acknowledgments; 1 Basic Memory Device Trends Toward the Vertical; 1.1 Overview of 3D Vertical Memory Book; 1.2 Moore's Law and Scaling; 1.3 Early RAM 3D Memory; 1.3.1 SRAM as the First 3D Memory; 1.3.2 An Early 3D Memory-The FinFET SRAM; 1.3.3 Early Progress in 3D DRAM Trench and Stack Capacitors; 1.3.4 3D as the Next Step for Embedded RAM; 1.4 Early Nonvolatile Memories Evolve to 3D; 1.4.1 NOR Flash Memory-Both Standalone and Embedded; 1.4.2 The Charge-Trapping EEPROM; 1.4.3 Thin-Film Transistor Takes Nonvolatile Memory into 3D"]
[{"$nulls":4},"1.4.4 3D Microcontroller Stacks with Embedded SRAM and EEPROM1.4.5 NAND Flash Memory as an Ideal 3D Memory; 1.5 3D Cross-Point Arrays with Resistance RAM; 1.6 STT-MTJ Resistance Switches in 3D; 1.7 The Role of Emerging Memories in 3D Vertical Memories; References; 2 3D Memory Using Double-Gate, Folded, TFT, and Stacked Crystal Silicon; 2.1 Introduction; 2.2 FinFET-Early Vertical Memories; 2.2.1 Early FD-SOI FinFET Charge-Trapping Flash Memory; 2.2.2 FinFET Charge-Trapping Memory on Bulk Silicon; 2.2.3 Doubling Memory Density Using a Paired FinFET Bit-Line Structure"]
[{"$nulls":4},"2.2.4 Other Folded Gate Memory Structures and Characteristics2.3 Double-Gate and Tri-Gate Flash; 2.3.1 Vertical Channel Double Floating Gate Flash Memory; 2.3.2 Early Double- and Tri-Gate FinFET Charge-Trapping Flash Memories; 2.3.3 Double-Gate Dopant-Segregated Schottky Barrier CT FinFET Flash; 2.3.4 Independent Double-Gate "]
[{"$nulls":4},"FinFET CT Flash Memory; 2.4 Thin-Film Transistor (TFT) Nonvolatile Memory with Polysilicon Channels; 2.4.1 Independent Double-Gate Memory with TFT and Polysilicon Channels; 2.4.2 TFT Polysilicon Channel NV Memory Using Silicon Protrusions to Enhance Performance"]
[{"$nulls":4},"2.4.3 An Improved Polysilicon Channel TFT for Vertical Transistor NAND Flash2.4.4 Polysilicon TFT CT Memory with Vacuum Tunneling and Al2O3 Blocking Oxide; 2.4.5 Graphene Channel NV Memory with Al2O3-HfOx-Al2O3 Storage Layer; 2.5 Double-Gate Vertical Channel Flash Memory with Engineered Tunnel Layer; 2.5.1 Double-Gate Vertical Single-Crystal Silicon Channel with Engineered Tunnel Layer; 2.5.2 Polysilicon Substrate TFT CT NAND with Engineered Tunnel Layer; 2.5.3 Polysilicon Channel Double-Layer Stacked TFT NAND Bandgap-Engineered Flash"]
[{"$nulls":4},"2.5.4 Eight-Layer 3D Vertical DG TFT NAND Flash with Junctionless Buried Channel2.5.5 Variability in Polysilicon TFT for 3D Vertical Gate NAND Flash; 2.6 Stacked Gated Twin-Bit (SGTB) CT Flash; 2.7 Crystalline Silicon and Epitaxial Stacked Layers; 2.7.1 Stacked Crystalline Silicon Layer TFT for Six-Transistor SRAM Cell Technology; 2.7.2 Stacked Silicon Layer S3 Process for Production SRAM; 2.7.3 NAND Flash Memory Development Using Double-Stacked S3 Technology; 2.7.4 4Gb NAND Flash Memory in 45 nm 3D Double-Stacked S3 Technology; References; 3 Gate-All-Around (GAA) Nanowire for Vertical Memory"]
[{"$nulls":4},"3.1 Overview of GAA Nanowire Memories"]
[null,null,null,"Sommario/riassunto","The large scale integration and planar scaling of individual system chips is reaching an expensive limit. If individual chips now, and later terrabyte memory blocks, memory macros, and processing cores, can be tightly linked in optimally designed and processed small footprint vertical stacks, then performance can be increased, power reduced and cost contained. This book reviews for the electronics industry engineer, professional and student the critical areas of development for 3D vertical memory chips including: gate-all-around and junction-less nanowire memories, stacked thin film and doubl"]