{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":22,"n_cols":5,"rows_kept":22,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[2,4,2,5],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[7,2,7,3],[8,2,8,3],[16,2,16,3],[17,2,17,3],[19,2,19,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNINA9910760293703321"]
[null,null,"Autore",null,"Roy Shirshendu"]
[null,null,"Titolo",null,"Advanced Digital System Design : A Practical Guide to Verilog Based FPGA and ASIC Implementation / / by Shirshendu Roy"]
[null,null,"Pubbl/distr/stampa",null,"Cham : , : Springer International Publishing : , : Imprint : Springer, , 2024"]
[null,null,"ISBN",null,"3-031-41085-8"]
[null,null,"Edizione",null,"[1st ed. 2024.]"]
[null,null,"Descrizione fisica",null,"1 online resource (0 pages)"]
[null,null,"Disciplina",null,"621.381"]
[null,null,"Soggetti",null,"Electronic circuits"]
[{"$nulls":4},"Computers"]
[{"$nulls":4},"Computer-aided engineering"]
[{"$nulls":4},"Electrical engineering"]
[{"$nulls":4},"Electronic Circuits and Systems"]
[{"$nulls":4},"Computer Hardware"]
[{"$nulls":4},"Computer-Aided Engineering (CAD, CAE) and Design"]
[{"$nulls":4},"Electrical and Electronic Engineering"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,"Nota di contenuto",null,"Binary Number System -- Basics of Verilog HDL -- Basic Combinational Circuits -- Basic Sequential Circuits -- Memory Design -- Finite State Machines -- Design of Adder Circuits -- Design of Multiplier Circuits -- Division and Modulous Operation -- Square Root and its Reciprocal -- CORDIC Algorithm -- Floating Point Architectures -- Timing Analysis -- Digital System Implementation -- Low Power Digital System Design -- Digital System Design Examples."]
[null,null,null,"Sommario/riassunto","The book is designed to serve as a textbook for courses offered to undergraduate and graduate students enrolled in electrical, electronics, and communication engineering. The objective of this book is to help the readers to understand the concepts of digital system design as well as to motivate the students to pursue research in this field. Verilog Hardware Description Language (HDL) is preferred in this book to realize digital architectures. Concepts of Verilog HDL are discussed in a separate chapter and many Verilog codes are given in this book for better understanding. Concepts of system Verilog to realize digital hardware are also discussed in a separate chapter. The book covers basic topics of digital logic design like binary number systems, "]
[{"$nulls":4},"combinational circuit design, sequential circuit design, and finite state machine (FSM) design. The book also covers some advanced topics on digital arithmetic like design of high-speed adders, multipliers, dividers, square root circuits, and CORDIC block. The readers can learn about FPGA and ASIC implementation steps and issues that arise at the time of implementation. One chapter of the book is dedicated to study the low-power design techniques and another to discuss the concepts of static time analysis (STA) of a digital system. Design and implementation of many digital systems are discussed in detail in a separate chapter. In the last chapter, basics of some advanced FPGA design techniques like partial re-configuration and system on chip (SoC) implementation are discussed. These designs can help the readers to design their architecture. This book can be very helpful to both undergraduate and postgraduate students and researchers."]