{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":17,"n_cols":5,"rows_kept":17,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[2,4,2,5],[3,2,3,3],[5,2,5,3],[7,2,7,3],[8,2,8,3],[9,2,9,3],[10,2,10,3],[11,2,11,3],[14,2,14,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNINA9910743339403321"]
[null,null,"Autore",null,"Zhang Jun-an"]
[null,null,"Titolo",null,"High-speed and high-performance direct digital frequency synthesizer design / / Jun-an Zhang, Ruitao Zhang, and Guangjun Li"]
[null,null,"Pubbl/distr/stampa",null,"Singapore : , : Springer, , [2022]"]
[{"$nulls":4},"©2022"]
[null,null,"ISBN",null,"981-16-7266-0"]
[{"$nulls":4},"981-16-7265-2"]
[null,null,"Descrizione fisica",null,"1 online resource (150 pages) : illustrations"]
[null,null,"Disciplina",null,"733"]
[null,null,"Soggetti",null,"Frequency synthesizers - Design and construction"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Nota di bibliografia","Includes bibliographical references."]
[null,null,"Nota di contenuto",null,"Intro -- Preface -- Acknowledgments -- Contents -- About the Authors -- Abbreviations -- Chapter 1: Introduction -- 1.1 DDS Technology Overview -- 1.2 Application Fields of DDS -- 1.3 A 2.5 GHz DDS Design Case Introduced in This Book -- Block Functions Introduction -- Design Process Introduction -- References -- Chapter 2: Phase to Amplitude Converter -- 2.1 Introduction -- 2.2 Implementation Technology of Phase to Amplitude Conversion -- ROM Look-Up Table Technology -- Nonlinear DAC Technology -- Analog Mode Conversion Technology -- Angle Decomposition Technology -- ROM Compression Technology -- Polynomial Approximation Technology -- Coordinated Rotation Digital Computer (CORDIC) Algorithm Technology -- 2.3 Considerations of CORDIC Algorithm in Circuit Implementation -- Phase Truncation -- Symmetry and Segmentation of Sine Wave -- Eliminate Rotation Sign Judgement -- Offset Pre-rotation Operation -- Decrease the Number of Rotation -- 2.4 Design Case of An Optimized Excess-Four CORDIC Algorithm -- Optimization Scheme of Excess-Four Algorithm -- High Speed Parallel Architecture Based on Linear Phase Interpolation -- Measurement Results and Comparison -- 2.5 Summary -- References -- Chapter 3: High Speed Current Steering D/A Converter -- 3.1 Introduction -- 3.2 Several Design Technologies -- Design Technologies to Deal with Current Source Mismatch -- Design Technologies to Deal with Finite Output Impedance -- Design Technologies to Deal with Non-ideal MOS Switch State -- Design Technologies to Deal with Charge Feed Through of the Switch -- Design Technologies to Deal with Code Dependent "]
[{"$nulls":4},"Clock Load -- Design Technologies to Deal with Code Dependent Nonlinear Glitch -- Design Technologies to Deal with Code Dependent Nonlinear Memory -- Summary -- 3.3 Problems Related to High Speed DAC Design -- 3.4 Design Case of a Built-In 14 Bit DAC in 2.5 GHz DDS."]
[{"$nulls":4},"Introduction -- Bias Circuit of PMOS Cascode Current Source Array -- Re-sampler and Driver Circuit -- 8 to 1 MUX Circuit -- DEM -- Layout Scheme -- Simulation Verification Scheme -- Measurement Results and Comparison -- 3.5 Summary -- References -- Chapter 4: Other Functional Modules -- 4.1 Phase Accumulator -- 4.2 Digital Spurious Cancellation Module -- Introduction -- Amplitude and Phase Quantization Effect -- Implementation scheme of Digital Spurious Cancellation in DDS Chip -- Digital Spurious Cancellation Procedure and Measurement Results -- 4.3 Multi-chip Synchronization Module -- The Origin of Multi-chip Synchronization Problem -- Conventional Multi-chip Synchronization Circuit -- Several Published Multi-chip Synchronization Circuit Scheme -- A Multi-chip Synchronization Circuit Scheme Based on Diversity Technique -- 4.4 Profile Register Module -- 4.5 Linear Sweep Module -- 4.6 Summary -- References -- Chapter 5: Summary and Outlook."]