{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":1,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":14,"n_cols":5,"rows_kept":14,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[3,2,3,3],[4,2,4,3],[5,2,5,3],[6,2,6,3],[8,2,8,3],[9,2,9,3],[11,2,11,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNINA9910647231503321"]
[null,null,"Titolo",null,"Low Power Memory/Memristor Devices and Systems / / by Alex Serb, Adnan Mehonic (editors)"]
[null,null,"Pubbl/distr/stampa",null,"[Place of publication not identified] : , : MDPI - Multidisciplinary Digital Publishing Institute, , 2023"]
[null,null,"ISBN",null,"3-0365-6186-2"]
[null,null,"Descrizione fisica",null,"1 online resource (250 pages)"]
[null,null,"Disciplina",null,"621.38154"]
[null,null,"Soggetti",null,"Memristors"]
[{"$nulls":4},"Electric resistors"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,"Nota di contenuto",null,"Preface to \"Low Power Memory/Memristor Devices and Systems\" vii -- A Novel Inductorless Design Technique for Linear Equalization in Optical Receivers 1 -- Towards Integration of a Dedicated Memory Controller and Its Instruction Set to Improve Performance of Systems Containing Computational SRAM 21 -- Silicon-Compatible Memristive Devices Tailored by Laser and Thermal Treatments 33 -- Design of In-Memory Parallel-Prefix Adders 55 -- A New Physical Design Flow for a Selective State Retention Based Approach 71 -- Energy-Efficient Non-Von Neumann Computing Architecture Supporting Multiple Computing Paradigms for Logic and Binarized Neural Networks 87 -- Minimization of the Line Resistance Impact on Memdiode-Based Simulations of Multilayer Perceptron Arrays Applied to Pattern Recognition 105 -- A Morphable Physically Unclonable Function and True Random Number Generator Using a Commercial Magnetic Memory 123 -- Continuous-Time Programming of Floating-Gate Transistors for Nonvolatile Analog Memory Arrays † 139 -- Logic-in-Memory Computation: Is It Worth It? A Binary Neural Network Case Study 161 -- Rediscovering Majority Logic in the Post-CMOS Era: A Perspective from In-Memory Computing 195 -- Graph Coloring via Locally-Active Memristor Oscillatory Networks 211."]
[null,null,null,"Sommario/riassunto","This book focusses on achieving low-power computation using memristive devices. The topic was designed as a convenient reference point: it contains a mix of techniques starting from the fundamental manufacturing of memristive devices all the way to applications such as physically unclonable functions, and also covers perspectives on, e.g., "]
[{"$nulls":4},"in-memory computing, which is inextricably linked with emerging memory devices such as memristors. Finally, the book contains a few articles representing how other communities (from typical CMOS design to photonics) are fighting on their own fronts in the quest towards low-power computation, as a comparison with the memristor literature. We hope that readers will enjoy discovering the articles within."]