{"text_format":"2","workbook":"xls","n_sheets":1,"sheets":["report2"],"not_rendered":{"charts":0,"images":0,"macros":0,"external_links":1,"defined_names":2,"comments":0,"pivot_tables":0},"unopened":[],"bounds":{"document_bytes":16777216,"sheet_cells":100000,"run_cost":"one","rows_first":2000,"rows_last":500,"rows_between":2000,"halvings":0,"cell_chars":16384,"cell_head_chars":4096},"cells_cut":0,"cells_raw":0,"read":"whole","date_system":"1900","formulas":"cached_only"}

{"sheet":"report2","index":0,"n_rows":50,"n_cols":5,"rows_kept":50,"cut":false,"hidden":false,"merged":[[0,2,0,3],[0,4,0,5],[1,2,1,3],[1,4,1,5],[2,2,2,3],[2,4,2,5],[3,2,3,3],[4,2,4,3],[7,2,7,3],[8,2,8,3],[9,2,9,3],[10,2,10,3],[11,2,11,3],[15,2,15,3],[16,2,16,3],[20,2,20,3],[23,2,23,3],[23,4,23,5],[24,2,24,3],[24,4,24,5],[25,2,25,3],[25,4,25,5],[26,2,26,3],[27,2,27,3],[30,2,30,3],[31,2,31,3],[32,2,32,3],[33,2,33,3],[34,2,34,3],[37,2,37,3],[38,2,38,3],[42,2,42,3]],"flags":["formulas_cached_only"]}
[null,"1.","Record Nr.",null,"UNINA9910451731503321"]
[null,null,"Autore",null,"Bouleau Nicolas"]
[null,null,"Titolo",null,"Error calculus for finance and physics [[electronic resource] ] : the language of Dirichlet forms / / by Nicolas Bouleau"]
[null,null,"Pubbl/distr/stampa",null,"Berlin ; ; New York, : Walter de Gruyter, c2003"]
[null,null,"ISBN",null,"1-282-19475-5"]
[{"$nulls":4},"9786612194757"]
[{"$nulls":4},"3-11-019929-7"]
[null,null,"Descrizione fisica",null,"1 online resource (244 p.)"]
[null,null,"Collana",null,"De Gruyter expositions in mathematics ; ; 37"]
[null,null,"Classificazione",null,"SK 820"]
[null,null,"Disciplina",null,"511/.43"]
[null,null,"Soggetti",null,"Error analysis (Mathematics)"]
[{"$nulls":4},"Dirichlet forms"]
[{"$nulls":4},"Random variables"]
[{"$nulls":4},"Electronic books."]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Description based upon print version of record."]
[null,null,null,"Nota di bibliografia","Includes bibliographical references and index."]
[null,null,"Nota di contenuto",null,"Front matter -- Contents -- Chapter I Intuitive introduction to error structures -- Chapter II Strongly-continuous semigroups and Dirichlet forms -- Chapter III Error structures -- Chapter IV Images and products of error structures -- Chapter V Sensitivity analysis and error calculus -- Chapter VI Error structures on fundamental spaces space -- Chapter VII Application to financial models -- Chapter VIII Applications in the field of physics -- Back matter"]
[null,null,null,"Sommario/riassunto","Many recent advances in modelling within the applied sciences and engineering have focused on the increasing importance of sensitivity analyses. For a given physical, financial or environmental model, increased emphasis is now placed on assessing the consequences of changes in model outputs that result from small changes or errors in both the hypotheses and parameters. The approach proposed in this book is entirely new and features two main characteristics. Even when extremely small, errors possess biases and variances. The methods presented here are able, thanks to a specific differential calculus, to provide information about the correlation between errors in different parameters of the model, as well as information about the biases introduced by non-linearity. The approach makes use of very powerful mathematical tools (Dirichlet forms), which allow one to deal with errors in infinite dimensional spaces, such as spaces of functions or "]
[{"$nulls":4},"stochastic processes. The method is therefore applicable to non-elementary models along the lines of those encountered in modern physics and finance. This text has been drawn from presentations of research done over the past ten years and that is still ongoing. The work was presented in conjunction with a course taught jointly at the Universities of Paris 1 and Paris 6. The book is intended for students, researchers and engineers with good knowledge in probability theory."]
[null,"2.","Record Nr.",null,"UNINA9910783135403321"]
[null,null,"Autore",null,"Sloss Andrew N"]
[null,null,"Titolo",null,"ARM system developer's guide [[electronic resource] ] : designing and optimizing system software / / Andrew N. Sloss, Dominic Symes, Chris Wright, with a contribution by John Rayfield"]
[null,null,"Pubbl/distr/stampa",null,"Amsterdam ; ; Boston, : Elsevier/ Morgan Kaufman, c2004"]
[null,null,"ISBN",null,"1-281-00723-4"]
[{"$nulls":4},"9786611007232"]
[{"$nulls":4},"0-08-049049-2"]
[null,null,"Edizione",null,"[1st edition]"]
[null,null,"Descrizione fisica",null,"1 online resource (703 p.)"]
[null,null,"Collana",null,"The Morgan Kaufmann Series in Computer Architecture and Design"]
[null,null,"Disciplina",null,"005.1"]
[null,null,"Soggetti",null,"Computer software - Development"]
[{"$nulls":4},"RISC microprocessors"]
[{"$nulls":4},"Computer architecture"]
[null,null,"Lingua di pubblicazione",null,"Inglese"]
[null,null,"Formato",null,"Materiale a stampa"]
[null,null,null,"Livello bibliografico","Monografia"]
[null,null,null,"Note generali","Description based upon print version of record."]
[null,null,null,"Nota di bibliografia","Includes bibliographical references and index."]
[null,null,"Nota di contenuto",null,"Front Cover; About the Authors; ARM System Developer's Guide Designing and Optimizing System Software; Copyright Page; Contents; Preface; Chapter 1. ARM Embedded Systems; 1.1 The RISC design philosophy; 1.2 The ARM Design Philosophy; 1.3 Embedded System Hardware; 1.4 Embedded System Software; 1.5 Summary; Chapter 2. ARM Processor Fundamentals; 2.1 Registers; 2.2 Current Program Status Register; 2.3 Pipeline; 2.4 Exceptions, Interrupts, and the Vector Table; 2.5 Core Extensions; 2.6 Architecture Revisions; 2.7 ARM Processor Families; 2.8 Summary"]
[{"$nulls":4},"Chapter 3. Introduction to the ARM Instruction Set3.1 Data Processing Instructions; 3.2 Branch Instructions; 3.3 Load-Store Instructions; 3.4 Software Interrupt Instruction; 3.5 Program Status Register Instructions; 3.6 Loading Constants; 3.7 ARMv5E Extensions; 3.8 Conditional Execution; 3.9 Summary; Chapter 4. Introduction to the Thumb Instruction Set; 4.1 Thumb Register Usage; 4.2 ARM-Thumb Interworking; 4.3 Other Branch Instructions; 4.4 Data Processing Instructions; 4.5 Single-Register Load-Store Instructions; 4.6 Multiple-Register Load-Store Instructions; 4.7 Stack Instructions"]
[{"$nulls":4},"4.8 Software Interrupt Instruction4.9 Summary; Chapter 5. Efficient C Programming; 5.1 Overview of C Compilers and Optimization; 5.2 Basic C Data Types; 5.3 C Looping Structures; 5.4 Register Allocation; 5.5 "]
[{"$nulls":4},"Function Calls; 5.6 Pointer Aliasing; 5.7 Structure Arrangement; 5.8 Bit-fields; 5.9 Unaligned Data and Endianness; 5.10 Division; 5.11 Floating Point; 5.12 Inline Functions and Inline Assembly; 5.13 Portability Issues; 5.14 Summary; Chapter 6. Writing and Optimizing ARM Assembly Code; 6.1 Writing Assembly Code; 6.2 Profiling and Cycle Counting; 6.3 Instruction Scheduling"]
[{"$nulls":4},"6.4 Register Allocation6.5 Conditional Execution; 6.6 Looping Constructs; 6.7 Bit Manipulation; 6.8 Efficient Switches; 6.9 Handling Unaligned Data; 6.10 Summary; Chapter 7. Optimized Primitives; 7.1 Double-Precision Integer Multiplication; 7.2 Integer Normalization and Count Leading Zeros; 7.3 Division; 7.4 Square Roots; 7.5 Transcendental Functions: log, exp, sin, cos; 7.6 Endian Reversal and Bit Operations; 7.7 Saturated and Rounded Arithmetic; 7.8 Random Number Generation; 7.9 Summary; Chapter 8. Digital Signal Processing; 8.1 Representing a Digital Signal"]
[{"$nulls":4},"8.2 Introduction to DSP on the ARM8.3 FIR filters; 8.4 IIR Filters; 8.5 The Discrete Fourier Transform; 8.6 Summary; Chapter 9. Exception and Interrupt Handling; 9.1 Exception Handling; 9.2 Interrupts; 9.3 Interrupt Handling Schemes; 9.4 Summary; Chapter 10. Firmware; 10.1 Firmware and Bootloader; 10.2 Example: Sandstone; 10.3 Summary; Chapter 11. Embedded Operating Systems; 11.1 Fundamental Components; 11.2 Example: Simple Little Operating System; 11.3 Summary; Chapter 12. Caches; 12.1 The Memory Hierarchy and Cache Memory; 12.2 Cache Architecture; 12.3 Cache Policy"]
[{"$nulls":4},"12.4 Coprocessor 15 and Caches"]
[null,null,null,"Sommario/riassunto","Over the last ten years, the ARM architecture has become one of the most pervasive architectures in the world, with more than 2 billion ARM-based processors embedded in products ranging from cell phones to automotive braking systems. A world-wide community of ARM developers in semiconductor and product design companies includes software developers, system designers and hardware engineers. To date no book has directly addressed their need to develop the system and software for an ARM-based system. This text fills that gap. This book provides a comprehensive description of the operation"]